On the Number of Arithmetic Operations in NTT-based Polynomial Multiplication in Kyber and Dilithium Cryptosystems

被引:1
|
作者
Ilter, Murat Burhan [1 ,2 ]
Kocak, Nese [1 ]
Uslu, Erkan [1 ,2 ]
Yayla, Oguz [2 ]
Yuca, Nergiz [2 ]
机构
[1] ASELSAN Inc, Ankara, Turkey
[2] METU, Inst Appl Math, Ankara, Turkey
关键词
Post-quantum cryptography; lattice-based cryptography; polynomial multiplication; number theoretic transform; Crystals-Kyber; Crystals-Dilithium;
D O I
10.1109/SIN54109.2021.9699310
中图分类号
学科分类号
摘要
National Institute of Standards and Technology (NIST) initiated a post-quantum standardization process in 2016, and as of July 2020, Round 3 candidates were announced. Among these candidates, Crystals-Kyber and Crystals-Dilithium are the most promising lattice-based key encapsulation mechanism (KEM) and signature algorithm that rely on the module learning with errors (Module-LWE) problem. In general, polynomial multiplication is one of the most time-consuming operations in Module-LWE based cryptosystems. There are several polynomial multiplication methods for multiplying two polynomials effectively. One of the most efficient methods is Number Theoretic Transform (NTT). This paper analyzes the number of arithmetic operations occupied in NTT multiplication for Kyber and Dilithium cryptosystems. The general formula on the number of multiplications and additions used in NTT operation for the lattice-based algorithms which have a ring structure similar to Kyber and Dilithium is given for q < 2(w-1) where w is the word size and q is the modulus. Also, cycle counts of arithmetic operations of Kyber and Dilithium are calculated on reference implementations to determine the relationship between our formulations and cycle counts.
引用
收藏
页数:7
相关论文
共 27 条
  • [1] Hardware Acceleration of NTT-Based Polynomial Multiplication in CRYSTALS-Kyber
    Yang, Hang
    Chen, Rongmao
    Wang, Qiong
    Wu, Zixuan
    Peng, Wei
    INFORMATION SECURITY AND CRYPTOLOGY, INSCRYPT 2023, PT II, 2024, 14527 : 111 - 129
  • [2] CoHA-NTT: A Configurable Hardware Accelerator for NTT-based Polynomial Multiplication
    Derya, Kemal
    Mert, Ahmet Can
    Ozturk, Erdinc
    Savas, Erkay
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 89
  • [3] An efficient hardware accelerator for NTT-based polynomial multiplication using FPGA
    Salarifard, Raziyeh
    Soleimany, Hadi
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2024, 14 (02) : 415 - 426
  • [4] FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware
    Mert, Ahmet Can
    Ozturk, Erdinc
    Savas, Erkay
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 78
  • [5] Hardware Design of an NTT-Based Polynomial Multiplier
    Renteria-Mejia, C. P.
    Velasco-Medina, J.
    2014 IX SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL 2014), 2014,
  • [6] High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography
    Bisheh-Niasar, Mojtaba
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 94 - 101
  • [7] PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
    Tan, Weihang
    Chiu, Sin-Wei
    Wang, Antian
    Lao, Yingjie
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2024, 19 : 1646 - 1659
  • [8] Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems
    Trong-Hung Nguyen
    Nguyen The Binh
    Huynh Phuc Nghi
    Cong-Kha Pham
    Trong-Thuc Hoang
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [9] Implementation of Modular Subtraction Unit for NTT-based Polynomial Multiplier
    Lee, Seungho
    Kim, Youngmin
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 284 - 285
  • [10] KiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS-Kyber and CRYSTALS-Dilithium on FPGA
    Mandal, Suraj
    Roy, Debapriya Basu
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 455 - 460