共 27 条
- [1] Hardware Acceleration of NTT-Based Polynomial Multiplication in CRYSTALS-Kyber INFORMATION SECURITY AND CRYPTOLOGY, INSCRYPT 2023, PT II, 2024, 14527 : 111 - 129
- [5] Hardware Design of an NTT-Based Polynomial Multiplier 2014 IX SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL 2014), 2014,
- [6] High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography 2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 94 - 101
- [8] Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
- [9] Implementation of Modular Subtraction Unit for NTT-based Polynomial Multiplier 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 284 - 285
- [10] KiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS-Kyber and CRYSTALS-Dilithium on FPGA PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 455 - 460