All-Digital High-Resolution PWM With a Wide Duty-Cycle Range

被引：0
|
作者：
Morales, Juan I. [1 ]
Chierchie, Fernando [1 ]
Mandolesi, Pablo S. [1 ,2 ]
Paolini, Eduardo E. [1 ,2 ]
机构：
[1] UNS, CONICET, Dept Ing Elect & Comp, Inst Invest Ing Elect IIIE Alfredo Desages, Bahia Blanca, Buenos Aires, Argentina
[2] CIC Prov Buenos Aires, La Plata, Buenos Aires, Argentina
来源：
2019 ARGENTINE CONFERENCE ON ELECTRONICS (CAE) | 2019年
关键词：
Pulse-width modulation (PWM); delay-line; CMOS integrated circuits; high-resolution; programmable delay; DELAY-LINE;
D O I：
10.1109/cae.2019.8709295
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An all-digital high-resolution pulse-width modulator in standard 130-nm CMOS technology is presented in this work. The architecture is based on a digitally-controlled delay element with variable time interval up to 50 ps and adjustable against process, voltage and temperature (PVT) variations. Post-layout simulation results show a linear response between the control word and delay. The PWM modulator uses several delay elements in a hybrid configuration that allows to obtain duty cycles with 18-bit resolution, without using a high-frequency internal clock while maintaining low power consumption.
引用
收藏
页码：15 / 20
页数：6
相关论文
共 50 条
  • [1] All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications
    Jeong, Chan-Hui
    Abdullah, Ammar
    Min, Young-Jae
    Hwang, In-Chul
    Kim, Soo-Won
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 363 - 367
  • [2] High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology
    Chung, Ching-Che
    Sheng, Duo
    Shen, Sung-En
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1096 - 1105
  • [3] A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector
    Chung, Ching-Che
    Sheng, Duo
    Li, Chang-Jun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2487 - 2496
  • [4] An all-digital 50% duty-cycle corrector
    Wang, YM
    Wang, JS
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 925 - 928
  • [5] All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector
    Gu, Junhui
    Wu, Jianhui
    Gu, Danhong
    Zhang, Meng
    Shi, Longxing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (04) : 760 - 764
  • [6] A wide-range all-digital duty cycle corrector with a period monitor
    Kao, Shao-Ku
    Liu, Shen-Iuan
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 349 - +
  • [7] A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
    Chung, Ching-Che
    Sheng, Duo
    Shen, Sung-En
    IEICE ELECTRONICS EXPRESS, 2011, 8 (15): : 1245 - 1251
  • [8] An all-digital DLL with duty-cycle correction using reusable TDC
    Kao, Shao-Ku
    Hsieh, Yi-Hsien
    Cheng, Hsiang-Chi
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (05) : 1055 - 1070
  • [9] All-digital fast-locked synchronous duty-cycle corrector
    Kao, Shao-Ku
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (12) : 1363 - 1367
  • [10] An All-Digital Duty-Cycle Corrector for Parallel High-Speed I/O Links
    Angeli, Nico
    Hofmann, Klaus
    2019 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2019,
12345