A New Three Phase Multilevel Inverter Topology with Reduced Number of Switches with Common Mode Voltage Elimination

被引：0
|
作者：
Hota, Arpan [1 ]
Jain, Sachin [1 ]
机构：
[1] Natl Inst Technol Warangal, Dept Elect Engn, Warangal, Andhra Prades, India
来源：
PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016) | 2016年
关键词：
Common Mode Voltage Elimination; 3-phi Multilevel Inverter; Reduced Switching Power Device; FLYING CAPACITOR; SCHEME;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
This paper presents a new topology for a 3-phi, three step multilevel inverter (MLI) with Common Mode Voltage (CMV) elimination. The proposed MLI structure is realized with fewer switching power devices compared to the conventional MLI solutions for CMV elimination. Reduced number of switching power semiconductors results in a smaller amount of driver circuits, less installation space and low cost. Further, due to the elimination of CMV, the proposed MLI is free from issues like EMI and leakage current. Presented topology is compared with other topologies to prove its superiority. Simulation results are presented to confirm the capability of the proposed MLI.
引用
收藏
页数：5
相关论文
共 50 条
  • [41] Design of Multilevel Inverter with Reduced Number of Switches
    Shimpi, A.
    Sheikh, A.
    Bhil, S.
    2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
  • [42] Single DC source three-phase multilevel inverter using reduced number of switches
    Tsang, Kai-Ming
    Chan, Wai-Lok
    IET POWER ELECTRONICS, 2014, 7 (04) : 775 - 783
  • [43] A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches
    Ibrahim, S. A. Ahamed
    Anbalagan, P.
    Sathik, M. A. Jagabar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
  • [44] A New Topology for Cascaded Multilevel Inverter to Generate More Voltage Levels with a Reduced Count of Power Switches
    Ranjbarizad, Vida
    Aalami, Mohammadamin
    Babaei, Ebrahim
    2019 4TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND THEIR APPLICATIONS (ICPEA), 2019,
  • [45] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [46] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [47] A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches
    Jose, S. Edwin
    Titus, S.
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (04) : 1316 - 1323
  • [48] Asymmetrical multilevel inverter topology with low total standing voltage and reduced switches count
    Arif, M. Saad Bin
    Sarwer, Zeeshan
    Siddique, Marif Daula
    Md. Ayob, Shahrin
    Iqbal, Atif
    Mekhilef, Saad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (06) : 1757 - 1775
  • [49] A New Bridgeless Multilevel Inverter Structure with Reduced Number of Power Switches
    Bektas, Enes
    Bayindir, Kamil Cagatay
    Karaca, Hulusi
    2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 300 - 304
  • [50] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552
12345