DVGen: Increasing coverage by automatically combining test specifications

被引：0
|
作者：
Rich, Kevin D. [1 ]
Shaw, Robert [1 ]
Govindaraju, Shankar G. [1 ]
Dobrikin, David [1 ]
机构：
[1] Transmeta Corp, Santa Clara, CA 95054 USA
来源：
HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
DVGen is a novel microprocessor test generator that allows the verification engineer to focus only on capturing test intent via minimally constrained test specifications. DVGen combines test specifications to generate tests that preserve the intent of each specification while causing the concurrent occurrence of interesting events from each specification. DVGen is very effective at uncovering multi-dimensional corner case bugs, which have historically been the bane of complex designs.
引用
收藏
页码：3 / +
页数：2
相关论文
共 50 条
  • [41] CDF test specifications
    Hartmann, Setzer
    Betonwerk und Fertigteil-Technik, 1991, 57 (09):
  • [42] COMBINING ALGEBRAIC AND PREDICATIVE SPECIFICATIONS IN LARCH
    HORNING, JJ
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 186 : 12 - 26
  • [43] CONSTRUCTING SPECIFICATIONS BY COMBINING PARALLEL ELABORATIONS
    FEATHER, MS
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1989, 15 (02) : 198 - 208
  • [44] Putting specifications to the test
    Woodward, M
    SOFTWARE TESTING VERIFICATION & RELIABILITY, 2001, 11 (03): : 141 - 142
  • [45] Vibration test specifications
    Piersol, AG
    PROCEEDINGS OF NOISE-CON 96 - THE 1996 NATIONAL CONFERENCE ON NOISE CONTROL ENGINEERING, VOLS 1 AND 2, 1996, : 965 - 970
  • [46] Verification of automatically generated pattern-based LTL specifications
    Salamah, Salamah
    Gates, Ann Q.
    Kreinovich, Vladik
    Roach, Steve
    HASE 2007: 10TH IEEE HIGH ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, 2007, : 341 - 348
  • [47] Automatically generating tree adjoining grammars from abstract specifications
    Xia, F
    Palmer, M
    Vijay-Shanker, K
    COMPUTATIONAL INTELLIGENCE, 2005, 21 (03) : 246 - 285
  • [48] High-level specifications for automatically generating parallel code
    Acosta, Alejandro
    Almeida, Francisco
    Pelaez, Ignacio
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (07): : 989 - 1012
  • [49] Increasing immunization coverage
    DuPlessis, HM
    Bell, WC
    Boulter, SC
    Cora-Bramble, D
    Feild, C
    Handal, GA
    Katcher, ML
    Rushton, FE
    Wood, DL
    Lavin, A
    Melinkovich, P
    Belardo, JH
    Rodewald, LE
    Varrasso, DA
    Mejia, CA
    Yasuda, KE
    Hammer, LD
    Harbaugh, NR
    Itkin, PG
    Jakubec, PJ
    Walker, RD
    France, FL
    Herr, TJ
    Lieberthal, AS
    Swanson, J
    Grimm, KT
    Bien, AA
    Davis, T
    Price, WS
    Sebring, RH
    PEDIATRICS, 2003, 112 (04) : 993 - 996
  • [50] IronSpec: Increasing the Reliability of Formal Specifications
    Goldweber, Eli
    Yu, Weixin
    Ghahani, Seyed Armin Vakil
    Kapritsos, Manos
    PROCEEDINGS OF THE 18TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, OSDI 2024, 2024, : 875 - 891
12345