Reconfigurable logic circuit design for stateful Boolean logic computing

被引：0
|
作者：
Luo, Li [1 ,4 ]
Dong, Zhekang [2 ]
Hu, Xiaofang [3 ]
Wang, Lidan [1 ,4 ]
Duan, Shukai [3 ,4 ]
机构：
[1] Southwest Univ, Coll Elect & Informat Engn, Chongqing 400715, Peoples R China
[2] Hangzhou Dianzi Univ, Sch Elect & Informat, Hangzhou 310018, Peoples R China
[3] Southwest Univ, Coll Artificial Intelligence, Chongqing 400715, Peoples R China
[4] Brain Inspired Comp & Intelligent Control Chongqi, Chongqing 400715, Peoples R China
来源：
SCIENCE CHINA-INFORMATION SCIENCES | 2021年 / 64卷 / 08期
基金：
中国国家自然科学基金;
关键词：
D O I：
10.1007/s11432-019-2938-8
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit
    Lian, Xiaojuan
    Sun, Chuanyang
    Tao, Zeheng
    Wan, Xiang
    Liu, Xiaoyan
    Cai, Zhikuang
    Wang, Lei
    CHINESE JOURNAL OF ELECTRONICS, 2024, 33 (05) : 1137 - 1146
  • [32] Realization of Complete Boolean Logic and Combinational Logic Functionalities on a Memristor-Based Universal Logic Circuit
    Xiaojuan LIAN
    Chuanyang SUN
    Zeheng TAO
    Xiang WAN
    Xiaoyan LIU
    Zhikuang CAI
    Lei WANG
    Chinese Journal of Electronics, 2024, 33 (05) : 1137 - 1146
  • [33] Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing
    Liu, Tianchi
    Zhou, Yizhuo
    Zhou, Yakun
    Chai, Zheng
    Chen, Jienan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [34] Reconfigurable logic element using a chaotic circuit
    Murali, K.
    Sinha, Sudeshna
    Ditto, William L.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1839 - +
  • [35] A Stateful Logic Family Based on a New Logic Primitive Circuit Composed of Two Antiparallel Bipolar Memristors
    Xu, Nuo
    Park, Tae Gyun
    Kim, Hae Jin
    Shao, Xinglong
    Yoon, Kyung Jean
    Park, Tae Hyung
    Fang, Liang
    Kim, Kyung Min
    Hwang, Cheol Seong
    ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (01)
  • [36] DNAr-Logic: A constructive DNA logic circuit design library in R language for Molecular Computing
    Marks, Renan A.
    Vieira, Daniel K. S.
    Guterres, Marcos V.
    Oliveira, Poliana A. C.
    Vilela Neto, Omar P.
    2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
  • [37] Toward Efficient Logic-in-Memory Computing With Magnetic Reconfigurable Logic Circuits
    Razi, Farzad
    Moaiyeri, Mohammad Hossein
    Mohammadi, Siamak
    IEEE MAGNETICS LETTERS, 2022, 13
  • [38] Effective Logic Synthesis for Threshold Logic Circuit Design
    Neutzling, Augusto
    Matos, Jody Maick
    Mishchenko, Alan
    Reis, Andre
    Ribas, Renato P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (05) : 926 - 937
  • [39] Investigation on the Implementation of Stateful Minority Logic for Future In-Memory Computing
    Liu, Chunyang
    Ren, Pengpeng
    Zhou, Bo
    Zhang, Jianfu
    Fang, Hui
    Ji, Zhigang
    IEEE ACCESS, 2021, 9 : 168648 - 168655
  • [40] Efficient analog circuit modeling by Boolean logic operations
    Qi, ZY
    Tan, SXD
    Liu, P
    BMAS 2005: PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2005, : 76 - 81
12345