Enhancing hardware and software performance in RFID collisions

被引:1
|
作者
Hema, C. [1 ]
Sankar, Sharmila [1 ]
Sandhya, M. [1 ]
机构
[1] BS Abdur Rahman Crescent Inst Sci & Technol, Dept Comp Sci & Engn, Chennai, Tamil Nadu, India
来源
COGENT ENGINEERING | 2020年 / 7卷 / 01期
关键词
RFID; RFID reader collision; Dragonfly clustering protocol; DCP; graph coloring;
D O I
10.1080/23311916.2020.1763887
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Radio Frequency Identification (RFID) is a wireless communicable network medium involving the readers and tags. It is now found in supermarkets that store managers use the RFID reader to check the products imported into the store. The reader while scanning the goods retrieves information regarding its quantity, its price and other related information. Here, there are chances for this information to be lost because of the occurrence of RFID reader collisions. This issue might result in financial losses to the markets, which might be left unnoticed unless it is carefully examined. Hence, to overcome the problem of collisions arising in the RFID environment, an algorithm named Dragonfly-based Clustering Protocol (DCP) is proposed. The parameters stated for the selection of a cluster head are namely the reader's throughput, percentage of collision, identification time delay and energy consumption. Thus, a cluster head is chosen from the RFID reader network by DCP followed by Graph coloring algorithm, for scheduling the readers, reading all the tags without missing any values, this helps to produce an effective result with better performance in both software and hardware implementation.
引用
收藏
页数:15
相关论文
共 50 条
  • [41] Software and Hardware Design, Implementation and Algorithm Analysis of Marine RFID Automatic Information Monitoring System
    Wang Menglin
    Zhang Lanyong
    Liu Sheng
    2019 CHINESE AUTOMATION CONGRESS (CAC2019), 2019, : 1856 - 1860
  • [42] Software and Hardware Co-Verification for Privacy-Enhanced Passive UHF RFID Tag
    Li, Yang
    Naksone, Toshiki
    Sakiyama, Kazuo
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 752 - 757
  • [43] Hardware simulation with software modeling for enhanced architecture performance analysis
    Kadrovach, BA
    Read, BC
    Young, FCD
    Concha, LM
    Jarusewic, P
    Pedersen, K
    Bawcom, D
    PROCEEDINGS OF THE IEEE 1998 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 1998, : 454 - 461
  • [44] Process scheduling for performance estimation and synthesis of hardware/software systems
    Eles, P
    Kuchcinski, K
    Peng, Z
    Doboli, A
    Pop, P
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 168 - 175
  • [45] Partitioning and pipelining for performance-constrained hardware/software systems
    Bakshi, S
    Gajski, DD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 419 - 432
  • [46] The Yin and Yang of Power and Performance for Asymmetric Hardware and Managed Software
    Cao, Ting
    Blackburn, Stephen M.
    Gao, Tiejun
    McKinley, Kathryn S.
    2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2012, : 225 - 236
  • [47] Hardware and Software Performance of Image Processing Applications on Reconfigurable Systems
    Mishra, Ashish
    Agarwal, Mohit
    Raju, Kota Solomon
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [48] Integration of hardware and software in a high-performance laboratory reactor
    Infante, JR
    Villarreal, LA
    Cisneros, A
    Peralta, RD
    Lopez, RG
    Trevino, ME
    Wisniak, J
    JOURNAL OF APPLIED POLYMER SCIENCE, 1996, 62 (13) : 2311 - 2316
  • [49] Performance of Fully Software and Hardware Accelerated XML Processing and Securing
    Knap, Tomas
    Mlynkova, Irena
    Necasky, Martin
    IIT: 2008 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY, 2008, : 604 - 608
  • [50] Combining software and hardware monitoring for improved power and performance tuning
    Chi, E
    Salem, AM
    Bahar, RI
    Weiss, R
    INTERACT-7 2003: SEVENTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2003, : 57 - 64