A transparent distributed shared memory for clustered symmetric multiprocessors

被引：9
|
作者：
Chang, Jyh-Biau [1 ]
Shieh, Ce-Kuen
Liang, Tyng-Yeu
机构：
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
[2] Natl Kaohsiung Univ Appl Sci, Dept Elect Engn, Kaohsiung, Taiwan
来源：
JOURNAL OF SUPERCOMPUTING | 2006年 / 37卷 / 02期
关键词：
distributed shared memory; symmetric multiprocessor; cluster computing; reconfiguration; thread architecture;
D O I：
10.1007/s11227-006-5483-x
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A transparent distributed shared memory (DSM) system must achieve complete transparency in data distribution, workload distribution, and reconfiguration respectively. The transparency of data distribution allows programmers to be able to access and allocate shared data using the same user interface as is used in shared-memory systems. The transparency of workload distribution and reconfiguration can optimize the parallelism at both the user-level and the kernel-level, and also improve the efficiency of run-time reconfiguration. In this paper, a transparent DSM system referred to as Teamster is proposed and is implemented for clustered symmetric multiprocessors. With the transparency provided by Teamster, programmers can exploit all the computing power of the clustered SMP nodes in a transparent way as they do in single SMP computer. Compared with the results of previous researches, Teamster can realize the transparency of cluster computing and obtain satisfactory system performance.
引用
收藏
页码：145 / 160
页数：16
相关论文
共 50 条
  • [21] Moving address translation closer to memory in distributed shared-memory multiprocessors
    Qiu, XG
    Dubois, M
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (07) : 612 - 623
  • [22] Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors
    Lee, G
    Kong, JS
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (11) : 867 - 872
  • [23] Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors
    J Syst Archit, 11 (867-872):
  • [24] Exploration of distributed shared memory architectures for NoC-based multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 144 - +
  • [25] Hybrid full map directory scheme for distributed shared memory multiprocessors
    Choi, JH
    Park, KH
    HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 30 - 34
  • [26] Comparison of algorithms for transient stability simulations on shared and distributed memory multiprocessors
    LaScala, M
    Sblendorio, G
    Bose, A
    Wu, JQ
    IEEE TRANSACTIONS ON POWER SYSTEMS, 1996, 11 (04) : 2045 - 2050
  • [27] Exploration of distributed shared memory architectures for NoC-based multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) : 719 - 732
  • [28] Chip-Level Redundancy in Distributed Shared-Memory Multiprocessors
    Gold, Brian T.
    Falsafi, Babak
    Hoe, Jarnes C.
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 195 - +
  • [29] Hybrid full map directory scheme for distributed shared memory multiprocessors
    Korea Advanced Inst of Science and, Technology, Taejon, Korea, Republic of
    Proceedings of the Conference on High Performance Computing on the Information Superhighway, HPC Asia'97, 1997, : 30 - 34
  • [30] Performance modeling and measurement of parallelized code for distributed shared memory multiprocessors
    Waheed, A
    Yan, J
    SIXTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1998, : 161 - 166
12345