Multithreaded shared memory parallel implementation of the electronic structure code GAMESS

被引:10
|
作者
Bolding, B
Baldridge, K
机构
[1] San Diego Supercomp Ctr, La Jolla, CA 92093 USA
[2] CRAY Inc, Seattle, WA 98104 USA
基金
美国国家科学基金会;
关键词
D O I
10.1016/S0010-4655(00)00067-9
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The parallelization of electronic structure theory codes has become a very active area of research over the last decade. Until recently, however, most of this research has dealt with distributed memory parallel architectures, The objective of this work is to provide general information about the parallel implementation of the General Atomic Molecular Electronic Structure System, GAMESS, for the TERA multithreaded shared memory architecture. We describe the programming paradigm of this machine, the strategies used to parallelize GAMESS, general performance results obtained to date, conclusions and future work on this project. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:55 / 66
页数:12
相关论文
共 50 条
  • [21] Parallel Multithreaded Satisfiability Solver: Design and Implementation
    Feldman, Yulik
    Dershowitz, Nachum
    Hanna, Ziyad
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 128 (03) : 75 - 90
  • [22] Approximate Computing for Multithreaded Programs in Shared Memory Architectures
    Nongpoh, Bernard
    Ray, Rajarshi
    Banerjee, Ansuman
    17TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2019,
  • [23] A multithreaded processor designed for distributed shared memory systems
    Grunewald, W
    Ungerer, T
    ADVANCES IN PARALLEL AND DISTRIBUTED COMPUTING - PROCEEDINGS, 1997, : 206 - 213
  • [24] Shared memory implementation of a parallel switch-level circuit simulator
    Chen, YA
    Bagrodia, R
    TWELFTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS'98, PROCEEDINGS, 1998, : 134 - 141
  • [25] Design and implementation of parallel restricted genetic algorithm based on shared memory
    Zheng, Jinhua
    Cai, Zixing
    Gaojishu Tongxin/High Technology Letters, 2000, 10 (03): : 23 - 27
  • [26] Implementation of QR and LQ Decompositions on Shared Memory Parallel Computing Systems
    Egunov, V
    Andreev, A.
    2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING, APPLICATIONS AND MANUFACTURING (ICIEAM), 2016,
  • [27] Efficient and portable parallel programming: An open Distributed Shared Memory implementation
    Carreira, J
    Silva, JG
    Langendoen, K
    INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 269 - 272
  • [28] A Shared-Memory Parallel Implementation of the RePlAce Global Cell Placer
    Gessler, Frederic
    Brisk, Philip
    Stojilovic, Mirjana
    2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 78 - 83
  • [29] Implementation of a primal–dual method for SDP on a shared memory parallel architecture
    Brian Borchers
    Joseph G. Young
    Computational Optimization and Applications, 2007, 37 : 355 - 369
  • [30] Performance study of cache coherence protocols and write caches for parallel-multithreaded shared-memory multiprocessors
    Wu, Chao-Chin
    Chen, Cheng
    Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an, 1998, 21 (01): : 33 - 46