Multithreaded shared memory parallel implementation of the electronic structure code GAMESS

被引:10
|
作者
Bolding, B
Baldridge, K
机构
[1] San Diego Supercomp Ctr, La Jolla, CA 92093 USA
[2] CRAY Inc, Seattle, WA 98104 USA
基金
美国国家科学基金会;
关键词
D O I
10.1016/S0010-4655(00)00067-9
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The parallelization of electronic structure theory codes has become a very active area of research over the last decade. Until recently, however, most of this research has dealt with distributed memory parallel architectures, The objective of this work is to provide general information about the parallel implementation of the General Atomic Molecular Electronic Structure System, GAMESS, for the TERA multithreaded shared memory architecture. We describe the programming paradigm of this machine, the strategies used to parallelize GAMESS, general performance results obtained to date, conclusions and future work on this project. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:55 / 66
页数:12
相关论文
共 50 条
  • [1] Multithreaded shared memory parallel implementation of the electronic structure code GAMESS.
    Baldridge, KK
    Bolding, B
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2001, 221 : U409 - U409
  • [2] Implementation of Divide-and-Conquer (DC) Electronic Structure Code to GAMESS Program Package
    Kobayashi, Masato
    Akama, Tomoko
    Nakai, Hiromi
    JOURNAL OF COMPUTER CHEMISTRY-JAPAN, 2009, 8 (01) : 1 - 12
  • [3] IMPLEMENTATION OF GAMESS IN PARALLEL
    WINDUS, TL
    SCHMIDT, MW
    GORDON, MS
    BALDRIDGE, KK
    BOATZ, JA
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1994, 207 : 81 - COMP
  • [4] PARALLEL IMPLEMENTATION OF THE SPARTAN ELECTRONIC-STRUCTURE CODE
    HEHRE, WJ
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1994, 207 : 9 - COMP
  • [5] A portable parallel implementation of a boundary element elastostatic code for shared and distributed memory systems
    Cunha, MTF
    Telles, JCF
    Coutinho, ALGA
    ADVANCES IN ENGINEERING SOFTWARE, 2004, 35 (07) : 453 - 460
  • [6] PARALLEL HASHING - AN EFFICIENT IMPLEMENTATION OF SHARED MEMORY
    KARLIN, AR
    UPFAL, E
    JOURNAL OF THE ACM, 1988, 35 (04) : 876 - 892
  • [7] Grouping memory consistency model for parallel-multithreaded shared-memory multiprocessor systems
    Wu, CC
    Chen, C
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1999, 10 (01): : 53 - 81
  • [8] Parallel Implementation of a Mesh-Based Density Functional Electronic Structure Code
    Li, Y. S.
    Wrinn, M. C.
    Newsam, J. M.
    Sears, M. P.
    Journal of Computational Chemistry, 1995, 161 (02)
  • [9] New relaxed memory consistency model for shared-memory multiprocessors with parallel-multithreaded processing elements
    Natl Chiao Tung Univ, Hsinchu, Taiwan
    J Inf Sci Eng, 4 (785-808):
  • [10] Design and Implementation of Shared Memory for Turbo and LDPC Code Interleaver
    Huo, Kejia
    Hu, Zhuhua
    Liu, Dake
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2022, 2022