Power-Aware Load Balancing Of Large Scale MPI Applications

被引:0
|
作者
Etinski, Maja [1 ]
Corbalan, Julita [1 ]
Labarta, Jesus [1 ]
Valero, Mateo [1 ]
Veidenbaum, Alex [2 ]
机构
[1] Barcelona Supercomp Ctr, Jordi Girona 31, Barcelona 08034, Spain
[2] Univ Calif Irvine, Dept Comp Sci, Irvine, CA USA
来源
2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5 | 2009年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Power consumption is a very important issue for HPC community, both at the level of one application or at the level of whole workload. Load imbalance of a MPI application can he exploited to save CPU energy without penalizing the execution time. An application is load unbalanced when some nodes are assigned more computation than others. The nodes with less computation can be run at lower frequency since otherwise they have to wait for the nodes with more computation blocked in MPI calls. A technique that can be used to reduce the speed is Dynamic Voltage Frequency Scaling (DVFS). Dynamic power dissipation is proportional to the product of the frequency and the square of the supply voltage, while static power is proportional to the supply voltage. Thus decreasing voltage and/or frequency results in power reduction. Furthermore, over-clocking can be applied in some CPUs to reduce overall execution time. This paper investigates the impact of using different gear sets, over-clocking, and application and platform propreties to reduce CPU power. A new algorithm applying DVFS and CPU over-clocking is proposed that reduces execution time while achieving power savings comparable to prior work. The results show that it is possible to save up to 60% of CPU energy in applications with high load imbalance. Our results show that six gear sets achieve, on average, results close to the continuous frequency set that has been used as a baseline.
引用
收藏
页码:1928 / +
页数:2
相关论文
共 50 条
  • [21] Power-aware epidemics
    van Renesse, R
    21ST IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 2002, : 358 - 361
  • [22] Power-aware placement
    Cheon, Y
    Ho, PH
    Kahng, AB
    Reda, S
    Wang, QK
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 795 - 800
  • [23] Power-aware systems
    Bhardwaj, M
    Min, R
    Chandrakasan, A
    CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1695 - 1701
  • [24] Thermal Aware Automated Load Balancing for HPC Applications
    Menon, Harshitha
    Acun, Bilge
    De Gonzalo, Simon Garcia
    Sarood, Osmon
    Kale, Laxmikant
    2013 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2013,
  • [25] Adaptive and Power-Aware Resilience for Extreme-scale Computing
    Cui, Xiaolong
    Znati, Taieb
    Melhem, Rami
    2016 INT IEEE CONFERENCES ON UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING AND COMMUNICATIONS, CLOUD AND BIG DATA COMPUTING, INTERNET OF PEOPLE, AND SMART WORLD CONGRESS (UIC/ATC/SCALCOM/CBDCOM/IOP/SMARTWORLD), 2016, : 671 - 679
  • [26] Power-aware networks: balancing motion with communication energy in mobile robotic systems
    Wardi, Yorai
    Ali, Usman
    2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,
  • [27] iez: Resource Contention Aware Load Balancing for Large-Scale Parallel File Systems
    Wadhwa, Bharti
    Paul, Arnab K.
    Neuwirth, Sarah
    Wang, Feiyi
    Oral, Sarp
    Butt, Ali R.
    Bernard, Jon
    Cameron, Kirk W.
    2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 610 - 620
  • [28] Performance and Power-Aware Classification for Frequency Scaling of GPGPU Applications
    Guerreiro, Joao
    Ilic, Aleksandar
    Roma, Nuno
    Tomas, Pedro
    EURO-PAR 2016: PARALLEL PROCESSING WORKSHOPS, 2017, 10104 : 134 - 146
  • [29] Power-aware register assignment for large register file design
    Shieh, Wann-Yun
    Wang, Bo-Syun
    JOURNAL OF SUPERCOMPUTING, 2012, 61 (03): : 719 - 742
  • [30] Power-aware register assignment for large register file design
    Wann-Yun Shieh
    Bo-Syun Wang
    The Journal of Supercomputing, 2012, 61 : 719 - 742