On-Chip Supply Power Measurement and Waveform Reconstruction in a 28nm FD-SOI Processor SoC

被引:0
|
作者
Cochet, Martin [1 ,2 ,3 ,4 ]
Puggelli, Alberto [2 ]
Keller, Ben [2 ]
Zimmer, Brian [2 ]
Blagojevic, Milovan [1 ,2 ]
Clerc, Sylvain [1 ]
Roche, Philippe [1 ]
Autran, Jean-Luc [3 ,4 ]
Nikolic, Borivoje [2 ]
机构
[1] STMicroelectronics, Crolles, France
[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[3] Aix Marseille Univ, Marseille, France
[4] CNRS, IM2NP, UMR 7334, Marseille, France
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A compact system for on-chip supply current waveform reconstruction and power estimation is presented. The system, comprising a programmable current load, a sampling comparator and processing logic, is implemented in a 28nm FD-SOI system-on-chip (SoC) to monitor the supply of a digital processor generated by a switched-capacitor DC-DC converter. The monitoring system is able to reconstruct the rippling supply waveform and extract core power consumption with a low area overhead (0.3% of the die area). Two different techniques yield either 2.5% accuracy with a 28ms sample time or 5% accuracy with a 1 mu s sample time, providing valuable information for on-chip power management strategies.
引用
收藏
页码:125 / 128
页数:4
相关论文
共 50 条
  • [1] Sub-microsecond Adaptive Voltage Scaling in a 28nm FD-SOI Processor SoC
    Keller, Ben
    Cochet, Martin
    Zimmer, Brian
    Lee, Yunsup
    Blagojevic, Milovan
    Kwak, Jaehwa
    Puggelli, Alberto
    Bailey, Stevo
    Chiu, Pi-Feng
    Dabbelt, Palmer
    Schmidt, Colin
    Alon, Elad
    Asanovic, Krste
    Nikolic, Borivoje
    ESSCIRC CONFERENCE 2016, 2016, : 269 - 272
  • [2] A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI
    Keller, Ben
    Cochet, Martin
    Zimmer, Brian
    Kwak, Jaehwa
    Puggelli, Alberto
    Lee, Yunsup
    Blagojevic, Milovan
    Bailey, Stevo
    Chiu, Pi-Feng
    Dabbelt, Palmer
    Schmidt, Colin
    Alon, Elad
    Asanovic, Krste
    Nikolic, Borivoje
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) : 1863 - 1875
  • [3] Total dose effects of 28nm FD-SOI CMOS transistors
    Kuang, Yong
    Bu, Jianhui
    Li, Bo
    Gao, Linchun
    Liang, Chunping
    Han, Zhengsheng
    Luo, Jiajun
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [4] Evaluation of Dual Mode Logic in 28nm FD-SOI Technology
    Taco, Ramiro
    Levi, Itamar
    Lanuzza, Marco
    Fish, Alexander
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2775 - 2778
  • [5] Statistical Analysis of Dynamic Variability in 28nm FD-SOI MOSFETs
    Ioannidis, E. G.
    Haendler, S.
    Theodorou, C. G.
    Planes, N.
    Dimitriadis, C. A.
    Ghibaudo, G.
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 214 - 217
  • [7] Silicon thickness monitoring strategy for FD-SOI 28nm technology
    Cros, Antoine
    Monsieur, Frederic
    Carminati, Yann
    Normandon, Philippe
    Petit, David
    Arnaud, Franck
    Rosa, Julien
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, : 65 - 69
  • [8] A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI
    Wright, John Charles
    Schmidt, Colin
    Ben Keller
    Dabbelt, Daniel Palmer
    Kwak, Jaehwa
    Iyer, Vighnesh
    Mehta, Nandish
    Chiu, Pi-Feng
    Bailey, Stevo
    Asanovic, Krste
    Nikolic, Borivoje
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (12) : 2721 - 2725
  • [9] A self-referenced on-chip jitter BIST with subpicosecond resolution in 28 nm FD-SOI technology
    Madhvaraj, Manasa
    Mir, Salvador
    Barragan, Manuel J.
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [10] Embedded PCM macro for automotive-grade microcontroller in 28nm FD-SOI
    Disegni, F.
    Annunziata, R.
    Molgora, A.
    Campardo, G.
    Cappelletti, P.
    Zuliani, P.
    Ferreira, P.
    Ventre, A.
    Castagna, G.
    Cathelin, A.
    Gandolfo, A.
    Goller, F.
    Malhi, S.
    Manfre, D.
    Maurelli, A.
    Torti, C.
    Arnaud, F.
    Carfi, M.
    Perroni, M.
    Caruso, M.
    Pezzini, S.
    Piazza, G.
    Weber, O.
    Peri, M.
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C204 - C205