Total dose effects of 28nm FD-SOI CMOS transistors

被引：0
|
作者：
Kuang, Yong [1 ,2 ]
Bu, Jianhui [1 ,2 ]
Li, Bo [1 ,2 ]
Gao, Linchun [1 ,2 ]
Liang, Chunping [1 ,2 ]
Han, Zhengsheng [1 ,2 ,3 ]
Luo, Jiajun [1 ,2 ]
机构：
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Chinese Acad Sci, Key Lab Silicon Device Technol, Beijing 100029, Peoples R China
[3] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
来源：
2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2018年
关键词：
Total ionizing dose effect; FDSOI; high-kappa gate oxide; BIAS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Planar FDSOI technology provides a solution for the scaling trend, as it enables ultra-low-power, ultra-high-speed performance for devices below the 28nm process node. In this paper, the total ionizing dose effect of 28nm FDSOI MOSFETs has been evaluated. The trapped electrons in the high-kappa gate oxide influenced the device performance greatly and the device performance could be recovered by biasing the body terminals.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Total dose effects on 0.15μm FD-SOI CMOS transistors
    Ikegami, Y.
    Arai, Y.
    Hara, K.
    Hazurni, A.
    Ikeda, H.
    Ishino, H.
    Kohriki, T.
    Miyake, H.
    Mochizuki, A.
    Terada, S.
    Tsuboyama, T.
    Unno, Y.
    2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 2173 - +
  • [2] Avalanche Transient Simulations of SPAD integrated in 28nm FD-SOI CMOS Technology
    Issartel, D.
    Gao, S.
    Hagen, S.
    Pittet, P.
    Cellier, R.
    Golanski, D.
    Cathelin, A.
    Calmon, F.
    2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
  • [3] Evaluation of Dual Mode Logic in 28nm FD-SOI Technology
    Taco, Ramiro
    Levi, Itamar
    Lanuzza, Marco
    Fish, Alexander
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2775 - 2778
  • [4] Statistical Analysis of Dynamic Variability in 28nm FD-SOI MOSFETs
    Ioannidis, E. G.
    Haendler, S.
    Theodorou, C. G.
    Planes, N.
    Dimitriadis, C. A.
    Ghibaudo, G.
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 214 - 217
  • [5] Synopsys, STMicroelectronics and Samsung to collaborate on adoption of 28nm FD-SOI
    不详
    SOLID STATE TECHNOLOGY, 2014, 57 (04) : 10 - 11
  • [6] Silicon thickness monitoring strategy for FD-SOI 28nm technology
    Cros, Antoine
    Monsieur, Frederic
    Carminati, Yann
    Normandon, Philippe
    Petit, David
    Arnaud, Franck
    Rosa, Julien
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS 2015), 2015, : 65 - 69
  • [7] Low frequency noise variability in high-k/metal gate stack 28nm bulk and FD-SOI CMOS transistors
    Ioannidis, E. G.
    Haendler, S.
    Bajolet, A.
    Pahron, T.
    Planes, N.
    Arnaud, F.
    Bianchi, R. A.
    Haond, M.
    Golanski, D.
    Rosa, J.
    Fenouillet-Beranger, C.
    Perreau, P.
    Dimitriadis, C. A.
    Ghibaudo, G.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [8] An LO Frequency Tripler with Phase Shifter and Detector in 28nm FD-SOI CMOS for 28-GHz Transceivers
    Gannedahl, Rikard
    Sjoland, Henrik
    2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [9] A Reconfigurable 2.4GHz Power Amplifier for Polar Transmitters in 28nm FD-SOI CMOS technology
    Gkoutis, Panagiotis
    Kolios, Vasilis
    Kalivas, Grigorios
    2019 27TH TELECOMMUNICATIONS FORUM (TELFOR 2019), 2019, : 474 - 477
  • [10] Ring VCO Phase Noise Optimization by Pseudo-Differential Architecture in 28nm FD-SOI CMOS
    Gaidioz, David
    De Matos, Magali
    Cathelin, Andreia
    Deval, Yann
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
12345