Split-Level I/O Scheduling

被引:37
|
作者
Yang, Suli [1 ]
Harter, Tyler [1 ]
Agrawal, Nishant [1 ]
Kowsalya, Salini Selvaraj [1 ]
Krishnamurthy, Anand [1 ]
Al-Kiswany, Samer [1 ]
Kaushik, Rini T. [2 ]
Arpaci-Dusseau, Andrea C. [1 ]
Arpaci-Dusseau, Remzi H. [1 ]
机构
[1] Univ Wisconsin, Madison, WI 53706 USA
[2] IBM Res Almaden, San Jose, CA USA
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1145/2815400.2815421
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We introduce split-level I/O scheduling, a new framework that splits I/O scheduling logic across handlers at three layers of the storage stack: block, system call, and page cache. We demonstrate that traditional block-level I/O schedulers are unable to meet throughput, latency, and isolation goals. By utilizing the split-level framework, we build a variety of novel schedulers to readily achieve these goals: our Actually Fair Queuing scheduler reduces priority-misallocation by 28x; our Split-Deadline scheduler reduces tail latencies by 4x; our Split-Token scheduler reduces sensitivity to interference by 6x. We show that the framework is general and operates correctly with disparate file systems (ext4 and XFS). Finally, we demonstrate that split-level scheduling serves as a useful foundation for databases (SQLite and Post-reSQL), hypervisors (QEMU), and distributed file systems (HDFS), delivering improved isolation and performance in these important application scenarios.
引用
收藏
页码:474 / 489
页数:16
相关论文
共 50 条
  • [31] A statistical strategy for discouraging collusion in split-level proficiency testing schemes
    Wang, WP
    Zheng, J
    Tholen, DW
    Cao, ZJ
    Lu, XG
    ACCREDITATION AND QUALITY ASSURANCE, 2005, 10 (04) : 140 - 143
  • [32] Split-Level Evolutionary Neural Architecture Search With Elite Weight Inheritance
    Huang, Junhao
    Xue, Bing
    Sun, Yanan
    Zhang, Mengjie
    Yen, Gary G.
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (10) : 13523 - 13537
  • [33] AN EXPRESSION FOR THE PROPAGATION DELAY OF A DIFFERENTIAL SPLIT-LEVEL (DSL) CMOS LOGIC GATE
    SHERIDAN, P
    HUIZER, CM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 457 - 459
  • [34] Cascaded split-level colour Haar-like features for object detection
    Liu, Chunsheng
    Chang, Faliang
    Liu, Chengyun
    ELECTRONICS LETTERS, 2015, 51 (25) : 2106 - 2107
  • [35] Case history: Split-level loading rack consolidates material loading stations
    Anon
    Powder and Bulk Engineering, 2001, 15 (11):
  • [36] EXPRESSION FOR THE PROPAGATION DELAY OF A DIFFERENTIAL SPLIT-LEVEL (DSL) CMOS LOGIC GATE.
    Sheridan, P.
    Huizer, C.M.
    IEEE Journal of Solid-State Circuits, 1986, SC-22 (03): : 457 - 459
  • [37] Influence of lateral structure and combined support system of split-level entries in the thick seam
    Zhi Qiang Wang
    Lei Shi
    Peng Wang
    Chao Wu
    Arabian Journal of Geosciences, 2020, 13
  • [38] Tensor products and split-level architecture: Foundational issues in the classicism-connectionism debate
    Guarini, M
    PHILOSOPHY OF SCIENCE, 1996, 63 (03) : S239 - S247
  • [39] SPLIT-LEVEL PELLETS - PELLETS OF 2 PROTEIN LEVELS ARE MADE FROM SAME CUTTING
    KNOOP, JG
    FARM QUARTERLY, 1967, 22 (06): : 53 - &
  • [40] Do the wise always succeed? A split-level reading of Euthydemus 278-282
    Matherne, Matthew
    BRITISH JOURNAL FOR THE HISTORY OF PHILOSOPHY, 2024, 32 (05) : 933 - 954