An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

被引：3
|
作者：
Namgoong, Won [1 ]
机构：
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2016年 / 24卷 / 03期
基金：
美国国家科学基金会;
关键词：
Digital phase-locked loop; digitally controlled oscillator; Kalman filter; supply noise;
D O I：
10.1109/TVLSI.2015.2426878
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase-locked loop (PLL) has become the dominant source of performance degradation in many systems. In this paper, an all-digital approach to canceling the effects of supply noise is presented. By sensing the supply noise using an analog-to-digital converter (ADC), an observer-controller loop filter jointly processes the ADC and phase detector outputs to determine the oscillator control signals that minimize the output jitter. The proposed digital PLL is shown to be significantly more robust to supply noise compared with a conventional PLL.
引用
收藏
页码：1025 / 1035
页数：11
相关论文
共 50 条
  • [41] Quantization effects in all-digital phase-locked loops
    Madoglio, Paolo
    Zanuso, Marco
    Levantino, Salvatore
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1120 - 1124
  • [42] A 2.57GHz All-Digital Phase-Locked Loop Based on the digital controlled Ring Oscillator
    Ruan Weihua
    Wang Haipeng
    2019 11TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE 2019), 2019,
  • [43] A Fast-Locking All-Digital Phase-Locked Loop With Dynamic Loop Bandwidth Adjustment
    Lin, Jung-Mao
    Yang, Ching-Yuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (10) : 2411 - 2422
  • [44] All-digital phase locked loop for clock recovery
    Wei, H
    Cheng, T
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 395 - 398
  • [45] All-Digital Phase Locked Loop Design Assistant
    Balcioglu, Yalcin
    Dundar, Gunhan
    2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
  • [46] A Low Supply Voltage All-Digital Phase-Locked Loop With a Bootstrapped and Forward Interpolation Digitally Controlled Oscillator
    Liu, Jen-Chieh
    Li, Yu-Ping
    IEEE ACCESS, 2021, 9 : 39717 - 39726
  • [47] A 2.4-GHz Low-Power All-Digital Phase-Locked Loop
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1513 - 1521
  • [48] A 35.56GHz All-Digital Phase-Locked Loop with High Resolution Varactors
    Hung, Chao-Ching
    Liu, Shen-Iuan
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 245 - 248
  • [49] The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock
    Chiang, JS
    Chen, KY
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (07) : 945 - 950
  • [50] A high precision all-digital phase-locked loop with low power and low jitter
    Chow, Hwang-Cherng
    Su, Chung-Hsin
    PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 47 - +
12345