Implementing a self-timed low-power java']java accelerator for network-on-chip applications

被引：0

作者：

Liang, Zheng ^{[1
]}

Plosila, Juha ^{[1
]}

Yan, Lu ^{[1
]}

Sere, Kaisa ^{[1
]}

机构：

[1] Turku Ctr Comp Sci, Turku, Finland

来源：

SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper presents an advanced self-timed Java accelerator core which has extremely low power consumption while providing sufficient performance for even the most demanding real-time telecommunication and multimedia applications. The goal is that the accelerator can be directly attached to any general-purpose processor core running some Java-intensive application software. Asynchronous self-timed circuit technology, where timing is based on local handshakes between circuit blocks instead of a global clock signal, provides a promising platform for obtaining a highly modular low-power Java accelerator implementation.

引用

页码：344 / +

页数：2

共 50 条

[31] Low-power globally asynchronous locally synchronous design using self-timed circuit technology
Jou, SJ
Chuang, IY
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1808 - 1811
[32] LPBP: Low-power basis profile of the Java']Java 2 Micro Edition
Choi, I
Kim, HS
Shin, H
Chang, N
ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 36 - 39
[33] SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects
Postman, Jacob
Krishna, Tushar
Edmonds, Christopher
Peh, Li-Shiuan
Chiang, Patrick
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (08) : 1432 - 1446
[34] A Low-power network-on-chip architecture for tile-based chip multi-processors
Psarras, Anastasios
Lee, Junghee
Mattheakis, Pavlos
Nicopoulos, Chrysostomos
Dimitrakopoulos, Giorgos
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2016, 18-20-May-2016 : 335 - 340
[35] A low-power crossroad switch architecture and its core placement for network-on-chip
Chang, KC
Shen, JS
Chen, TF
ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 375 - 380
[36] Modified Genetic Algorithm Based Method on Low-Power Mapping in Network-on-chip
Dai Qi-hua
Liu Qin-rang
Shen Jian-liang
Sun Miao
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED SCIENCE AND ENGINEERING INNOVATION, 2015, 12 : 1837 - 1846
[37] A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors
Psarras, Anastasios
Lee, Junghee
Mattheakis, Pavlos
Nicopoulos, Chrysostomos
Dimitrakopoulos, Giorgos
2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 335 - 340
[38] Robust, Self-Timed Power-on Reset Circuit for Low-Voltage Applications
Nautiyal, Vivek
Singla, Gaurav
Gupta, Lalit
Dasani, Jitendra
Dwivedi, Sagar
Kinkade, Martin
2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 124 - 129
[39] Self-timed communication platform for implementing high-performance systems-on-chip
Liljeberg, P
Plosila, J
Isoaho, J
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) : 43 - 67
[40] Low power self-timed radix-2 division
Won, JH
Choi, K
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 210 - 212

← 1 2 3 4 5 →