Automated Data Analysis Solutions to Silicon Debug

被引：0
|
作者：
Yang, Yu-Shen [1 ]
Nicolici, Nicola [2 ]
Veneris, Andreas [3 ]
机构：
[1] Univ Toronto, Dept ECE, Toronto, ON M5S 3G4, Canada
[2] McMaster Univ, Dept ECE, Hamilton, ON L8S 4K1, Canada
[3] Univ Toronto, Dept ECE & CS, Toronto, ON M5S 3G4, Canada
来源：
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3 | 2009年
关键词：
HARDWARE; DESIGNS;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Since pre-silicon functional verification is insufficient to detect all design errors, re-spins are often needed due to malfunctions that escape into the silicon. This paper presents an automated software solution to analyze the data collected during silicon debug. The proposed methodology analyzes the test sequences to detect suspects in both the spatial and the temporal domain. A set of software debug techniques are proposed to analyze the acquired data from the hardware testing and provide suggestions for the setup of the test environment in the next debug session. A comprehensive set of experiments demonstrate its effectiveness in terms of run-time and resolution.
引用
收藏
页码：982 / +
页数：2
相关论文
共 50 条
  • [31] Intelligent data analysis applied to debug complex software systems
    Serrano, Emilio
    Gomez-Sanz, Jorge J.
    Botia, Juan A.
    Pavon, Juan
    NEUROCOMPUTING, 2009, 72 (13-15) : 2785 - 2795
  • [32] On using lossless compression of debug data in embedded logic analysis
    Anis, Ehab
    Nicolici, Nicola
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 495 - 504
  • [33] SOC and multicore debug: Are design for debug (DFD) features that are put in re-use cores sufficient for silicon debug?
    Gottlieb, Bob
    2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1083 - 1083
  • [34] How can the results of silicon debug justify the investment in design-for-debug infrastructure?
    Venkataraman, Srikanth
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 1026 - 1026
  • [35] Formal-Analysis-Based Trace Computation for Post-Silicon Debug
    Gort, Marcel
    De Paula, Flavio M.
    Kuan, Johnny J. W.
    Aamodt, Tor M.
    Hu, Alan J.
    Wilton, Steven J. E.
    Yang, Jin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 1997 - 2010
  • [36] Silicon measurement, Debug & Root Cause Analysis for Crystal Oscillator Jitter degradation
    Bhooshan, Rishi
    Tiwari, Swapnil
    Proceedings of the 25th Electronics Packaging Technology Conference, EPTC 2023, 2023,
  • [37] SoC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?
    Menon, Sankaran
    2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1080 - 1081
  • [38] SOC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?
    Genden, Michael
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1084 - 1084
  • [39] Enhancing Silicon Debug via Periodic Monitoring
    Yang, Joon-Sung
    Touba, Nur A.
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 125 - 133
  • [40] Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost
    Choi, Inhyuk
    Oh, Hyunggoy
    Lee, Young-Woo
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1835 - 1839
12345