Fault-Tolerant Flow Control With Dataflow Division In Network-on-Chip

被引：0
|
作者：
Wu, Yaoyi [1 ]
Jiang, Jiang [1 ]
Jiao, Jiajia [1 ]
Han, Xing [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Sch MicroElect, Shanghai 200240, Peoples R China
来源：
FUTURE INFORMATION TECHNOLOGY | 2011年 / 13卷
关键词：
Network-on-Chip; fault-tolerant; dataflow division; configurable;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Network on chip emerged as the prime candidate to meet the requirement of increasing communication bandwidth in multi-core systems. But the scaling deep sub-micron technology exacerbated the reliability issues. However, not all the packets have the equal reliability degree. From this view, we proposed a method to maintain reliability based on divided data flow. Namely, the configurable CRC unit serves parts of the virtual channels on demand. The simulation results show our method can achieve a better tradeoff among reliability, cost, and performance as predicted.
引用
收藏
页码：300 / 304
页数：5
相关论文
共 50 条
  • [31] A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures
    Dehghani, Abbas
    Jamshidi, Kamal
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2016, 12 (04)
  • [32] Fault-Tolerant Routing Algorithm for Network-on-Chip Based on Dynamic XY Routing
    LI Xiaohui1
    2.State Key Laboratory of Software Engineering
    WuhanUniversityJournalofNaturalSciences, 2009, 14 (04) : 343 - 348
  • [33] Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip
    Li, Katherine Shu-Min
    Wang, Sying-Jyan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (04)
  • [34] An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis
    Zhang, Zhen
    Serwe, Wendelin
    Wu, Jian
    Yoneda, Tomohiro
    Zheng, Hao
    Myers, Chris
    SCIENCE OF COMPUTER PROGRAMMING, 2016, 118 : 24 - 39
  • [35] Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
    Bhanu, P. Veda
    Soumya, J.
    Journal of Systems Architecture, 2021, 116
  • [36] Fault-Tolerant Application Mapping on to ZMesh topology based Network-on-Chip Design
    Bhanu, P. Veda
    Mandapati, Nikita
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 142 - 147
  • [37] Fault tolerant algorithms for network-on-chip interconnect
    Pirretti, M
    Link, GM
    Brooks, RR
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 46 - 51
  • [38] A FAULT-TOLERANT DATAFLOW SYSTEM
    SRINI, VP
    COMPUTER, 1985, 18 (03) : 54 - 68
  • [39] Fault tolerant source routing for network-on-chip
    Kim, Young Bok
    Kim, Yong-Bin
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 12 - 20
  • [40] ATARDS: An Adaptive Fault-Tolerant Strategy to Cope with Massive Defects in Network-on-Chip Interconnections
    Kologeski, Anelise
    Concatto, Caroline
    Kastensmidt, Fernanda Lima
    Carro, Luigi
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 24 - 29
12345