Reconfigurable processing: The solution to low-power programmable DSP

被引:0
|
作者
Rabaey, JM
机构
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
One of the most compelling issues in the design of wireless communication components is to keep power dissipation between bounds. While low-power solutions are readily achieved in an application-specific approach, doing so in a programmable environment is a substantially harder problem. This paper presents an approach to low-power programmable DSP that is based on the dynamic reconfiguration of hardware modules. This technique has shown to yield at least an order of magnitude of power reduction compared to traditional instruction-based engines for problems in the area of wireless communication.
引用
收藏
页码:275 / 278
页数:4
相关论文
共 50 条
  • [1] Evaluation of a low-power reconfigurable DSP architecture
    Abnous, A
    Seno, K
    Ichikawa, Y
    Wan, M
    Rabaey, J
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 55 - 60
  • [2] Low-power programmable signal processing
    Hasler, P
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 413 - 418
  • [3] Low-power realization of FIR filters on programmable DSP's
    Mehendale, M
    Sherlekar, SD
    Venkatesh, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 546 - 553
  • [4] Low-power reconfigurable data-flow driven DSP system
    Univ of California, Berkeley, Berkeley, United States
    IEEE Workshop Signal Process Syst SiPS Des Implement, (191-200):
  • [5] Efficient reconfigurable Manchester adders for low-power media processing
    Corsonello, P
    Perri, S
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (01) : 57 - 63
  • [6] Low-power reconfigurable processor
    Donohoe, GW
    Yeh, PS
    2002 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2002, : 1969 - 1973
  • [7] A low-power programmable DSP core architecture for 3G mobile terminals
    Kumura, T
    Ishii, D
    Ikekawa, M
    Kuroda, I
    Yoshida, M
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1017 - 1020
  • [8] Embedded power supply for low-power DSP
    Gutnik, V
    Chandrakasan, AP
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 425 - 435
  • [9] LOW-POWER PWM WITH PROGRAMMABLE SHUTDOWN
    不详
    ELECTRONICS WORLD & WIRELESS WORLD, 1994, (1701): : 651 - 651
  • [10] A Low-Power DSP for Wireless Communications
    Lee, Hyunseok
    Chakrabarti, Chaitali
    Mudge, Trevor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1310 - 1322