共 50 条
- [1] Evaluation of a low-power reconfigurable DSP architecture PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 55 - 60
- [2] Low-power programmable signal processing FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 413 - 418
- [4] Low-power reconfigurable data-flow driven DSP system IEEE Workshop Signal Process Syst SiPS Des Implement, (191-200):
- [6] Low-power reconfigurable processor 2002 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2002, : 1969 - 1973
- [7] A low-power programmable DSP core architecture for 3G mobile terminals 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1017 - 1020
- [9] LOW-POWER PWM WITH PROGRAMMABLE SHUTDOWN ELECTRONICS WORLD & WIRELESS WORLD, 1994, (1701): : 651 - 651