Exploiting Box Expansion and Grid Partitioning for Parallel FPGA Routing

被引：7
|
作者：
Shen, Minghua [1 ]
Luo, Guojie [2 ]
Xiao, Nong [1 ]
机构：
[1] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Guangdong, Peoples R China
[2] Peking Univ, Sch EECS, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China
来源：
PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018) | 2018年
关键词：
D O I：
10.1109/FCCM.2018.00043
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：209 / 209
页数：1
相关论文
共 45 条
  • [31] An efficient and reliable grid-based routing protocol for UWSNs by exploiting minimum hop count
    Al-Salti, Faiza
    Alzeidi, Nasser
    Day, Khaled
    Touzene, Abderezak
    COMPUTER NETWORKS, 2019, 162
  • [32] Parallel finite element density functional computations exploiting grid refinement and subspace recycling
    Young, T. D.
    Romero, E.
    Roman, J. E.
    COMPUTER PHYSICS COMMUNICATIONS, 2013, 184 (01) : 66 - 72
  • [33] Parallel Sn sweeps on unstructured grids:: Algorithms for prioritization, grid partitioning, and cycle detection
    Plimpton, SJ
    Hendrickson, B
    Burns, SP
    McLendon, W
    Rauchwerger, L
    NUCLEAR SCIENCE AND ENGINEERING, 2005, 150 (03) : 267 - 283
  • [34] Impact of grid partitioning algorithms on combined distributed AC optimal power flow and parallel dynamic power grid simulation
    Kyesswa, Michael
    Murray, Alexander
    Schmurr, Philipp
    Cakmak, Hueseyin
    Kuehnapfel, Uwe
    Hagenmeyer, Veit
    IET GENERATION TRANSMISSION & DISTRIBUTION, 2020, 14 (25) : 6133 - 6141
  • [35] Monotonic parallel and orthogonal routing for single-layer ball grid array packages
    Tomioka, Yoichi
    Takahashi, Atsushi
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 642 - 647
  • [36] A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm
    Wang, Dekui
    Feng, Jun
    Liu, Ke
    Zhou, Wei
    Hao, Xingxing
    Zhang, Xiaodan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3868 - 3880
  • [37] A DIRECTIONAL COARSE-GRAINED POWER GATED FPGA SWITCH BOX AND POWER GATING AWARE ROUTING ALGORITHM
    Hoo, Chin Hau
    Ha, Yajun
    Kumar, Akash
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [38] Parallel Routing for FPGA Using Improved Lagrange Heuristics with Sub-Gradient Method and Steiner Tree
    Balasubramaniam, Premalatha
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2023, 53 (03):
  • [39] Routing of monotonic parallel and orthogonal netlists for single-layer ball grid array packages
    Tomioka, Yoichi
    Takahashi, Atsushi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3551 - 3559
  • [40] FPGA Implementation of the Generalized Parallel Two-Box Model-based Digital Predistorter for Wireless Transmitters
    Belabad, Ahmad Rahati
    Shahrooz, Soheil
    Sharifian, Saeed
    Motamedi, Seyed Ahmad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (04)
12345