Exploiting Box Expansion and Grid Partitioning for Parallel FPGA Routing

被引：7
|
作者：
Shen, Minghua [1 ]
Luo, Guojie [2 ]
Xiao, Nong [1 ]
机构：
[1] Sun Yat Sen Univ, Sch Data & Comp Sci, Guangzhou, Guangdong, Peoples R China
[2] Peking Univ, Sch EECS, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China
来源：
PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018) | 2018年
关键词：
D O I：
10.1109/FCCM.2018.00043
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：209 / 209
页数：1
相关论文
共 45 条
  • [1] Accelerate FPGA Routing with Parallel Recursive Partitioning
    Shen, Minghua
    Luo, Guojie
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 118 - 125
  • [2] Multiway FPGA partitioning by fully exploiting design hierarchy
    Fang, WJ
    Wu, ACH
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (01) : 34 - 50
  • [3] Parallel FPGA Routing: Survey and Challenges
    Stojilovic, Mirjana
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
  • [4] Exploiting Geometric Partitioning in Task Mapping for Parallel Computers
    Deveci, Mehmet
    Rajamanickam, Sivasankaran
    Leung, Vitus J.
    Pedretti, Kevin
    Olivier, Stephen L.
    Bunde, David P.
    Catalyfirek, Emit V.
    Devine, Karen
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [5] FPGA Implementation of a New Parallel Routing Algorithm
    Fatima, Kaleem
    Rao, Rameshwar
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1235 - +
  • [6] Parallel FPGA Routing based on the Operator Formulation
    Moctar, Yehdhih Ould Mohammed
    Brisk, Philip
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [7] Evaluating FPGA Routing Architectures with Complex Grid Layouts
    Chochaev, Rustam Zh
    Gavrilov, Sergey, V
    PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 2604 - 2635
  • [8] Megrez: Parallelizing FPGA Routing with Strictly-Ordered Partitioning
    Shen, Minghua
    Luo, Guojie
    2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 27 - 27
  • [9] Multi-way FPGA partitioning by fully exploiting design hierarchy
    Fang, WJ
    Wu, ACH
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 518 - 521
  • [10] Exploiting symmetry for partitioning models in parallel discrete event simulation
    Lemeire, J
    Smets, B
    Cara, P
    Dirkx, E
    18TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 2004, : 189 - 194
12345