At Speed Digital Gain Error Calibration of Pipelined ADCs

被引:0
|
作者
Ravi, Chithira [1 ]
Sarma, Vineeth [1 ]
Sahoo, Bibhudatta [1 ]
机构
[1] Amrita Vishwa Vidyapeetham, Amritapuri 690525, Kerala, India
关键词
CMOS ADC; MULTISTAGE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a full speed digital gain error calibration technique for pipelined ADCs. The calibration takes care of both finite op-amp gain and capacitor mismatch. Unlike previous calibration techniques that use resistor ladder to generate the calibration signal, the proposed technique uses capacitors switching to reference voltages to eliminate the large RC time constants associated with resistor ladder. The proposed technique also facilitates the calibration to happen at full speed overcoming the drawbacks of existing foreground calibration techniques. 12-bit ADCs with first stage resolution of 1.5-bit, 2.5-bit, 3.5-bit, and 2-bit, followed by an ideal back-end ADC were simulated in system level using MATLAB and then at circuit level in Cadence. The circuit simulations incorporate various non-idealities like finite op-amp gain, op amp settling, and capacitor mismatch. Circuit level simulations in Global Foundry's (GF) 55-nm process with an an open loop op amp gain of 50 dB and capacitor mismatch of +/- 3% show that the calibration method improves the SFDR by more than 30 dB and SNDR by more than 25 dB.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Digital error correction and calibration of gain non-linearities in a pipelined ADC
    Ravindran, A
    Savla, A
    Leonard, J
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1 - 4
  • [22] A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 841 - 845
  • [23] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
    Yan, Chuan-Ping
    Li, Guang-Jun
    Li, Qiang
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
  • [24] A robust and fast digital background calibration technique for pipelined ADCs
    Fan, Jen-Lin
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
  • [25] Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs
    Mafi, Hamidreza
    Yavari, Mohammad
    Shamsi, Hossein
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (01) : 34 - 45
  • [26] Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs
    Ravi, Chithira
    Rahul, T.
    Sahoo, Bibhudatta
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 569 - 574
  • [27] A Fully Digital Calibration Technique for Nonlinearity Correction in Pipelined ADCs
    Montazerolgham, Mohammad Ali
    Moosazeadeh, Tohid
    Yavari, Mohammad
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1296 - 1300
  • [28] Digital background calibration of higher order nonlinearities in pipelined ADCs
    Meruva, Anand
    Jalali, Bahar
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1233 - +
  • [29] An Offset Double Conversion Technique for Digital Calibration of Pipelined ADCs
    Peng, Bei
    Li, Hao
    Lin, Pingfen
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 961 - 965
  • [30] Background calibration techniques for multistage pipelined ADCs with digital redundancy
    Li, JP
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (09): : 531 - 538