Physics of deep submicron CMOS VLSI

被引:0
|
作者
Buss, DD [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
来源
关键词
D O I
暂无
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
The Integrated Circuit (IC) was invented in 1958, and modem CMOS was invented in 1980. The semiconductor physics that underlies the IC was discovered in the early part of the past century, and, by the early 60's, it was simplified and codified such that it could be used by engineers to design transistors of ever shrinking size and increasing performance. However, in recent years, the "Electrical Engineering Physics" of the 60's is becoming increasingly inadequate. Empirical corrections are being made to allow for quantum and non-equilibrium Boltzmann transport effects. Moreover, as features in CMOS transistors reach atomic dimensions, continuum physics is no longer adequate, and devices must be designed increasingly, at the atomic level. As transistors approach the end of scaling, the physics to design them will become increasingly complex, and Electrical Engineering Physics will no longer suffice.
引用
收藏
页码:1591 / 1594
页数:4
相关论文
共 50 条
  • [41] Fault clustering in deep-submicron CMOS processes
    Schat, Jan
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1360 - 1363
  • [42] Gate engineering for deep-submicron CMOS transistors
    Yu, B
    Ju, DH
    Lee, WC
    Kepler, N
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1253 - 1262
  • [43] Leakage current in deep-submicron CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600
  • [44] Identifying defects in deep-submicron CMOS ICs
    Soden, JM
    Hawkins, CF
    Miller, AC
    IEEE SPECTRUM, 1996, 33 (09) : 66 - 71
  • [45] Analog design in deep submicron CMOS processes for LHC
    Rivetti, A
    Anelli, G
    Anghinolfi, F
    Campbell, M
    Delmastro, M
    Heijne, E
    Faccio, F
    Florian, S
    Jarron, P
    Kloukinas, K
    Marchioro, A
    PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 157 - 161
  • [46] RF integration into CMOS and deep-submicron challenges
    Svensson, C
    Soumyanath, K
    Kaiser, B
    Vasudev, PK
    Carley, LR
    Kalter, H
    Ackland, B
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (03): : 112 - 116
  • [47] Mismatch characterization and modelization of Deep Submicron CMOS Transistors
    Thibieroz, H
    Duvallet, A
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 121 - 128
  • [48] Integration of NiSi SALICIDE for deep submicron CMOS technologies
    Lin, XW
    Ibrahim, N
    Topete, L
    Pramanik, D
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 179 - 184
  • [49] Energy efficient signaling in deep submicron CMOS technology
    Ben Dhaou, I
    Sundararajan, V
    Tenhunen, H
    Parhi, KK
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 319 - 324
  • [50] Leakage Power Reduction Techniques in Deep Submicron Technologies for VLSI Applications
    Priya, M. Geetha
    Baskaran, K.
    Krishnaveni, D.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 1163 - 1170