Parallel algorithms for detecting hazards in combinational logic circuits

被引：0
|
作者：
Tan, EC [1 ]
机构：
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
来源：
IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM | 2000年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Data and control parallelism algorithms are described for a matrix method which detects and locates the presence of logic hazards in combinational logic circuits. Examples are given for illustration.
引用
收藏
页码：177 / 181
页数：5
相关论文
共 50 条
  • [31] Test set compaction algorithms for combinational circuits
    Hamzaoglu, I
    Patel, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (08) : 957 - 963
  • [32] Algorithms for solving Boolean Satisfiability in combinational circuits
    Silva, LGE
    Silveira, LM
    Marques-Silva, J
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 526 - 530
  • [33] Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
    Anand, I. Vivek
    Kamaraj, A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [34] SYNTHESIS OF COMBINATIONAL SWITCHING-CIRCUITS CONTAINING NO STATIC HAZARDS
    AGIBALOV, GP
    KOMAROV, JM
    LIPSKY, VB
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1979, (03): : 1 - 6
  • [35] A Fast Simulator in FPGA for LUT-Based Combinational Logic Circuits of Arbitrary Topology for Evolutionary Algorithms
    Cabrita, Daniel Mealha
    Erig Lima, Carlos Raimundo
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (02)
  • [36] Techniques for estimation of design diversity for combinational logic circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
  • [37] BILCO: Built in testing method for combinational logic circuits
    Harvey, DM
    ELECTRONICS LETTERS, 1996, 32 (01) : 31 - 33
  • [38] DESIGN OF FAULT DIAGNOSTIC NETWORKS FOR COMBINATIONAL LOGIC CIRCUITS
    PALIT, A
    GUPTA, AS
    BASU, MS
    CHOUDHURY, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 25 - 32
  • [39] Timing Analysis of Combinational Circuits in Intuitionistic Propositional Logic
    Michael Mendler
    Formal Methods in System Design, 2000, 17 : 5 - 37
  • [40] Virtual reconfigurable architecture for evolving combinational logic circuits
    Jin Wang
    Chong-Ho Lee
    Journal of Central South University, 2014, 21 : 1862 - 1870
12345