Evolvable Internet hardware platforms

被引:13
|
作者
Lockwood, JW [1 ]
机构
[1] Washington Univ, Dept Comp Sci, Appl Res Lab, St Louis, MO 63130 USA
关键词
D O I
10.1109/EH.2001.937971
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Network routing platforms and Internet firewalls of the next decade will be radically, different than the platforms of today, They will contain modular components that can be dynamically reconfigured over the Internet. But, unlike the active networks that are in the research labs today, these new platforms will not suffer rom the performance penalty of processing packets in software. These platforms will implement routing, packet filtering, and queuing functions in reprogrammable hardware. The hardware of the system will evolve over time as packet processing algorithms and protocols progress. The granularity of the system will be configurable down to the level of the logic gates. These logic gates, and the interconnections between them, will be reconfigurable over the Internet. These routers will enable new services to be rapidly deployed over the Internet and operate at the full rate of the an Internet backbone link. Through the development of the the Field Programmable Port Extender (FPX), a platform has been built that demonstrates how networking modules can be used for rapid prototype and deployment of networking hardware. The platform includes high-speed network interfaces, multiple banks of memory, and Field Programmable Gate Array, (FPGA) logic. Applications have been developed for the FPX that include Internet packet routing, data queuing, and application-level data modification. The FPX is currently used as a component in an evolvable router.
引用
收藏
页码:271 / 279
页数:9
相关论文
共 50 条
  • [31] Complete hardware evolution based SoPC for evolvable hardware
    Swarnalatha, A.
    Shanthi, A. P.
    APPLIED SOFT COMPUTING, 2014, 18 : 314 - 322
  • [32] The Implementation of Evolvable Hardware Closed Loop
    Chu Jie
    Zhao Qiang
    Ding Guo-liang
    Yuan Liang
    INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION, VOL 2, PROCEEDINGS, 2008, : 48 - 51
  • [33] Design of Evolvable Hardware for Robotic Navigation
    Yong Liu 1
    WuhanUniversityJournalofNaturalSciences, 2001, (Z1) : 547 - 554
  • [34] Extrinsic evolvable hardware on the RISA architecture
    Greensted, A. J.
    Tyrrell, A. M.
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2007, 4684 : 244 - +
  • [35] Evolutionary algorithm for the promotion of evolvable hardware
    Tyrrell, AM
    Krohling, RA
    Zhou, Y
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (04): : 267 - 275
  • [36] A novel genetic algorithm for evolvable hardware
    Stomeo, Emanuele
    Kalganova, Tatiana
    Lambert, Cyrille
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 134 - +
  • [37] Generalized disjunction decomposition for evolvable hardware
    Stomeo, Emanuele
    Kalganova, Tatiana
    Lambert, Cyrille
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 2006, 36 (05): : 1024 - 1043
  • [38] Evolvable hardware chips for industrial applications
    Higuchi, T
    Kajihara, N
    COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 60 - 66
  • [39] Evolved fault tolerance in evolvable hardware
    Canham, RO
    Tyrrell, AM
    CEC'02: PROCEEDINGS OF THE 2002 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2002, : 1267 - 1271
  • [40] Data compression based on evolvable hardware
    Salami, M
    Murakawa, M
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 169 - 179