共 50 条
- [32] On-Chip Communication Architecture Exploration for Processor-Pool-based MPSoC DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 466 - 471
- [33] Voltage Regulator Thermal Matrix based Thread Allocation Optimization for a Multi-Core Processor 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2019,
- [35] Research on Task Scheduling Model for Multi-core Processor ICCNS 2018: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK SECURITY, 2018, : 129 - 133
- [37] Research on Task Scheduling of Heterogeneous Multi-core Processor based on Replication Genetic algorithm 2019 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION PROCESSING (ICIIP 2019), 2019, : 455 - 461
- [38] Thermal-Aware On-Line Task Allocation for 3D Multi-Core Processor Throughput Optimization 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 8 - 13
- [39] Efficient processor allocation scheme with task embedding for partitionable Mesh architectures INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 11TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1998, : 305 - 308
- [40] A coalescing-partitioning algorithm for optimizing processor specification and task allocation INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 342 - 352