An efficient algorithm for generation of loop-tree basis in 2.5D interconnect models

被引:0
|
作者
Okhmatovski, VI [1 ]
机构
[1] Univ Manitoba, Dept Elect & Comp Engn, Winnipeg, MB R3T 5V6, Canada
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient algorithm for obtaining the loop-tree decomposition of the method of moment (MoM) basis is proposed. The set of loops consists of two parts - the small loops formed around the vertices of the MoM mesh and the superloops generated as a result of sequential addition of via connections to the interconnect model. The process of forming the superloops envolves N-v-steps, N-v being the number of vias in the interconnect model. The method is based on repetitive execution of well-known tree generation algorithm and the shortest path search algorithm. Both of these algorithms scale as O(N), where N is the size of MoM mesh, resulting in O(N-v N) total complexity of the proposed loop generation process.
引用
收藏
页码:297 / 300
页数:4
相关论文
共 50 条
  • [21] At-Speed Interconnect Testing and Test-Path Optimization for 2.5D ICs
    Wang, Ran
    Chakrabarty, Krishnendu
    Bhawmik, Sudipta
    2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [22] A Novel 2.5D Shadow Calculation Algorithm for Urban Environment
    Bhattacharya, Sukriti
    Braun, Christian
    Leopold, Ulrich
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON GEOGRAPHICAL INFORMATION SYSTEMS THEORY, APPLICATIONS AND MANAGEMENT (GISTAM 2019), 2019, : 274 - 281
  • [23] An Efficient 2.5D Shadow Detection Algorithm for Urban Planning and Design Using a Tensor Based Approach
    Bhattacharya, Sukriti
    Braun, Christian
    Leopold, Ulrich
    ISPRS INTERNATIONAL JOURNAL OF GEO-INFORMATION, 2021, 10 (09)
  • [24] Actual and experiential shadow origin tagging: A 2.5D algorithm for efficient precinct-scale modelling
    Kimm, Geoff
    INTERNATIONAL JOURNAL OF ARCHITECTURAL COMPUTING, 2020, 18 (01) : 41 - 52
  • [25] Challenges and Approaches of 2.5D high density Flip chip interconnect on through mold interposer
    Lim, Sharon Pei-Siang
    Chong, Ser Choong
    Seit, Wen Wei
    Chai, Tai Chong
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 618 - 624
  • [26] Compact Models and Model Standard for 2.5D and 3D Integration
    Zou, Qiaosha
    Xie, Yuan
    2014 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2014,
  • [27] High Bandwidth Interconnect Design Opportunities in 2.5D Through-Silicon Interposer (TSI)
    Weerasekera, Roshan
    Chang, Ka Fai
    Zhang, Songbai
    Katti, Guruprasad
    Li, Hong Yu
    Dutta, Rahul
    Cubillo, Joseph Romen
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 241 - 244
  • [28] A novel numerical method for steady-state thermal simulation based on loop-tree and HBRWG basis functions
    Chen, Liang
    Tang, Min
    Ma, Zuhui
    Mao, Junfa
    NUMERICAL HEAT TRANSFER PART B-FUNDAMENTALS, 2020, 78 (05) : 348 - 363
  • [29] THERMAL AND ELECTRICAL PERFORMANCE OF DIRECT BOND INTERCONNECT TECHNOLOGY FOR 2.5D AND 3D INTEGRATED CIRCUITS
    Agrawal, Akash
    Huang, Shaowu
    Gao, Guilian
    Wang, Liang
    DeLaCruz, Javi
    Mirkarimi, Laura
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 989 - 998
  • [30] A Scalable Die-to-Die Interconnect with Replay and Repair Schemes for 2.5D/3D Integration
    Liao, Jie
    Jiao, Bo
    Zhang, Jinshan
    Liu, Shiwei
    Jiang, Hao
    Tao, Jun
    Jiang, Wenning
    Liu, Qi
    Zhang, Lihua
    Zhu, Haozhe
    Chen, Chixiao
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,