Formation and properties of roughened poly-Si electrodes for high-density DRAMs

被引:0
|
作者
Liu, HW
Lin, ZJ
Yu, SY
Huang, SC
Cheng, SC
机构
来源
关键词
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A novel structure, based upon phosphorus-implanted poly-Si films treated with phosphoric acid (H3PO4) and the standard RCA cleaning process, has been demonstrated as the bottom electrodes of DRAMs(1) stacked capacitors. After the H3PO4 treatment and the RCA cleaning process, micro-islands are formed on the poly-Si surface of the electrodes. For the capacitors with this novel structure, the capacitance value is 18.17 fF/mu m(2) and the effective oxide thickness is 18.9 Angstrom in comparison with conventional capacitors of 5.77 fF/mu m(2) and 59.5 Angstrom. The roughened poly-Si electrode can achieve a surface enlargement of 3.15 times. The leakage current density at +1.65V and -1.65V are 7.24 x 10(-8) A/cm(2) and -3.31 x 10(-8) A/cm(2), respectively, fulfilling the requirements of 256Mb DRAMs. Weibull plots of time-zero-dielectric-breakdown (TZDB) characteristics under ramping voltage test also show tight distribution and good electrical properties. It indicates that the phosphorus-implanted poly-Si films etched by H3PO4 and then cleaned with the standard RCA process can easily and simply increase the surface area and have good electrical properties fulfilling the requirements of 256Mb DRAMs and beyond.
引用
收藏
页码:119 / 124
页数:6
相关论文
共 50 条
  • [21] Grafting of high-density poly(ethylene glycol) monolayers on Si(111)
    Zhu, XY
    Jun, Y
    Staarup, DR
    Major, RC
    Danielson, S
    Boiadjiev, V
    Gladfelter, WL
    Bunker, BC
    Guo, A
    LANGMUIR, 2001, 17 (25) : 7798 - 7803
  • [22] Formation and properties of high density Si nanodots
    Xu, Jun
    Chen, Guran
    Song, Chao
    Chen, Kunji
    Huang, Xinfan
    Ma, Zhongyuan
    APPLIED SURFACE SCIENCE, 2010, 256 (18) : 5691 - 5694
  • [23] Transport properties in band-tails of high mobility poly-Si TFTs
    Serikawa, T
    Shirai, S
    Nakagawa, K
    Takaoka, S
    Oto, K
    Murase, K
    Ishida, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 937 - 940
  • [24] THE OXIDE NITRIDE OXIDE FILM DEPOSITION ON THE TUNNEL-STRUCTURED POLYCRYSTALLINE SILICON (POLYSILICON) ELECTRODES FOR HIGH-DENSITY DRAMS
    MATSUO, N
    NAKATA, Y
    OKADA, S
    JOURNAL OF APPLIED PHYSICS, 1991, 70 (09) : 5085 - 5089
  • [25] INSITU DOPED POLYSILICON USING VAPOR DOPANT FOR HIGH-DENSITY DRAMS
    TANG, TE
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 39 - 42
  • [26] SPREAD-VERTICAL-CAPACITOR CELL (SVC) FOR HIGH-DENSITY DRAMS
    MATSUO, N
    NAKATA, Y
    OGAWA, H
    YABU, T
    MATSUMOTO, S
    SASAGO, M
    HASHIMOTO, K
    OKADA, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (04) : 750 - 754
  • [27] High-density memory modules support 64-Mbit DRAMs
    不详
    ELECTRONIC DESIGN, 1997, 45 (12) : 158 - 158
  • [28] TEMPERATURE-COMPENSATION CIRCUIT TECHNIQUES FOR HIGH-DENSITY CMOS DRAMS
    MIN, DS
    CHO, S
    JUN, DS
    LEE, DJ
    SEOK, Y
    CHIN, DJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 626 - 631
  • [29] A NEW ON-CHIP VOLTAGE CONVERTER FOR SUBMICROMETER HIGH-DENSITY DRAMS
    FURUYAMA, T
    WATANABE, Y
    OHSAWA, T
    WATANABE, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) : 437 - 441
  • [30] TEMPERATURE-COMPENSATION CIRCUIT TECHNIQUES FOR HIGH-DENSITY CMOS DRAMS
    MIN, DS
    CHO, S
    JUN, DS
    LEE, DJ
    SEOK, YS
    CHIN, DJ
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 524 - 529