A Study of Drain Current in Presence of Hot Carrier Effect for Sub-micron MOS Devices

被引：0

作者：

Kumar, B. Naresh ^{[1
]}

Singh, Ajay Kumar ^{[1
]}

Prabhu, C. M. R. ^{[1
]}

机构：

[1] Multimedia Univ, Fac Engn & Technol, Melaka Campus, Cyberjaya, Malaysia

来源：

2014 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE) | 2014年

关键词：

hot carrier; MOS device; sub-micron; substrate doping;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we studied the drain current in sub-micron MOS device in presence of hot carrier. The current relation is derived after solving the Poisson equation for surface potential. The effect of hot electrons on the drain current is analyzed in detail. The effect of hot carriers on the current can be minimized by choosing moderate substrate doping. The drain current decreases with increase in voltage which is developed at the boundary of the damaged region and non-damaged region (V-P). The drain current is almost zero for larger damaged region irrespective of the sign of hot carrier charge density.

引用

页码：119 / 122

页数：4

共 50 条

[1] An analytical study of hot-carrier degradation effects in sub-micron MOS devices
Singh, A. K.
EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2008, 42 (02): : 87 - 94
[2] CHARACTERISTICS OF SUB-MICRON MOS DEVICES
HAGIWARA, T
DENKI KAGAKU, 1982, 50 (07): : 617 - 623
[3] HOT CARRIER EFFECTS IN SUB-MICRON CMOS
AKERS, LA
WALKER, M
PHYSICA B & C, 1985, 134 (1-3): : 116 - 119
[4] PROCESS DESIGN OPTIMIZATION FOR SUB-MICRON MOS DEVICES
SHIBATA, T
KONAKA, M
MIMURA, S
DANG, R
IIZUKA, H
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C101 - C101
[5] Distance measurement of sub-micron MOS devices via Internet
Laprade, G
Marques, E
Xi, C
Sicard, E
MICROELECTRONICS EDUCATION, 1998, : 265 - 268
[6] HOT-CARRIER SUPPRESSED VLSI WITH SUB-MICRON GEOMETRY
SAKURAI, T
KAKUMU, M
IIZUKA, T
ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 272 - 273
[7] Source drain leakage: A potential problem in sub-micron CMOS devices
Hong, YE
Keshavarzi, A
Tay, MTW
MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS II, 1996, 2874 : 232 - 237
[8] Numerical calculation of sub-micron hot spot in Si devices
Fushinobu, K
Maruyama, H
ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 183 - 188
[9] A theoretical study of the performance of sub-micron MOSFET devices in the presence of edge potential
Kiran, VP
Kumar, RG
Singh, AK
Gurunarayanan, S
INTERNATIONAL JOURNAL OF ELECTRONICS, 2005, 92 (05) : 295 - 302
[10] TRANSPORT IN SUB-MICRON DEVICES
FERRY, DK
JOURNAL DE PHYSIQUE, 1981, 42 (NC7): : 253 - 261

← 1 2 3 4 5 →