A radio astronomy correlator optimized for the Xilinx Virtex-4 SX FPGA

被引:17
|
作者
de Souza, Ludovico [1 ]
Bunton, John D. [2 ]
Campbell-Wilson, Duncan [3 ]
Cappallo, Roger J. [4 ]
Kincaid, Bart [4 ]
机构
[1] CSIRO, Australia Telescope Natl Facil, Epping, NSW 1710, Australia
[2] CSIRO, ICT Cent, Marsfield, NSW, Australia
[3] Univ Sydney, Molonglo Radio Observ, Sydney, NSW 2006, Australia
[4] MIT, Haystack Observ, Cambridge, MA 02139 USA
关键词
D O I
10.1109/FPL.2007.4380626
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a correlator that is optimized for the Xilinx Virtex-4 SX FPGA, and its application in the SKAMP radio telescope at the Molonglo Radio Observatory. The digital backend of the SKAMP telescope consists of more than 800 Virtex-4 FPGAs. Correlation is performed between each and every pairing of antenna inputs, so the SKAMP telescope, with its 384 inputs, has approximately 74,000 antenna correlations; with 100 MHz of input bandwidth from each antenna this requires real-time processing of more than 7 tera complex multiply-accumulates per second. The correlation cell described takes advantage of the hard IP blocks found within the Virtex-4 FPGA to perform one 4+4-bit complex correlation per cycle at a clock rate exceeding 256 MHz. At the core of each cell is an efficient 4-bit signed complex multiplier, implemented using the 18-bit signed multiplier of the Virtex-4 DSP slice, and a short term accumulator, implemented using the adjacent Block RAM. Nearly 30,000 correlation cells are instantiated across 192 Virtex-4SX35 devices in order to process all the data from the SKAMP telescope.
引用
收藏
页码:62 / 67
页数:6
相关论文
共 35 条
  • [11] AES-128 implementation on a Virtex-4 FPGA
    Wiebe, James H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 271 - 276
  • [12] Accelerating a Radio Astronomy Correlator on FPGA
    Guo, Shuaizhi
    Zheng, Linlin
    Jin, Xi
    2018 20TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2018, : 85 - 89
  • [13] Single Event Effects (SEE) Response of Embedded Power PCs in a Xilinx Virtex-4 FPGA for a Space Application
    Poivey, Christian
    Berg, Melanie
    Friendlich, Mark
    Kim, Hak
    Petrick, Dave
    Stansberry, Scot
    LaBel, Kenneth A.
    Seidleck, Christina
    Phan, Anthony
    Irwin, Tim
    RADECS 2007: PROCEEDINGS OF THE 9TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2007, : 590 - +
  • [14] A NOVEL SEU, MBU AND SHE HANDLING STRATEGY FOR XILINX VIRTEX-4 FPGAS
    Iturbe, X.
    Azkarate, M.
    Martinez, I.
    Perez, J.
    Astarloa, A.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 569 - +
  • [15] Bitstream-based simulation for configuration SEUs in Xilinx Virtex-4 FPGAs
    Ding, Lili
    Wang, Zhongming
    Chen, Wei
    Li, Yancun
    Zhang, Qingxiang
    Yu, Dengyun
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
  • [17] A Built-in-self-test Method for DCMs in Xilinx Virtex-4 FPGAs
    Xiang, Zong Jie
    Xu, Dao Jin
    2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION ENGINEERING (ICECE 2018), 2018, : 51 - 54
  • [18] FPGA Based TDC Using Virtex-4 ISERDES Blocks
    Imrek, J.
    Hegyesi, Gy.
    Kalinka, G.
    Molnar, J.
    Nagy, F.
    Valastyan, I.
    Szabo, Zs.
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 1413 - 1415
  • [20] High-precision delay testing of Virtex-4 FPGA designs
    Smith, Jack
    Xia, Tian
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1090 - +