A recursive switched-capacitor decimation filter design for 0.8 MM CMOS technology

被引：0

作者：

Baruqui, FAP ^{[1
]}

Petraglia, A ^{[1
]}

Mitra, SK ^{[1
]}

Franca, JE ^{[1
]}

机构：

[1] UFRJ, EE, COPPE, Programa Engenharia Eletr, BR-21945970 Rio De Janeiro, Brazil

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents the design steps considered in the development of an integrated circuit for a switched-capacitor decimation filter. The design consists of dimensioning the operational amplifiers, capacitances and analog switches, using a supply voltage of 5.5 V for a 0.8 mu m technology. Also shown are electrical simulations using PSPICE 5.0 considering both typical and worst case conditions for practical application in telecommunication systems, for a sampling rate reduction from 48.20 MHz to 16.07 MHz. The filter dissipates approximately 46mW (including the output buffer) at 5.5 V, and presents a flat frequency response within 0.12 dB from de to 3.56 MHz.

引用

页码：468 / 471

页数：4

共 50 条

[41] A SWITCHED-CAPACITOR ADAPTIVE LATTICE FILTER
FELLMAN, RD
BRODERSEN, RW
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (01): : 294 - 304
[42] Design of a CMOS high frequency current conveyor based switched-capacitor filter with low power consumption
Korotkov, AS
Morozov, DV
Tutyshkin, AA
Hauer, H
Unbehauen, R
PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 39 - 42
[43] A SWITCHED-CAPACITOR ADAPTIVE LATTICE FILTER
FELLMAN, RD
BRODERSEN, RW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (01) : 46 - 56
[44] NEW PROGRAMMABLE SWITCHED-CAPACITOR FILTER
MOHAN, PVA
RAMACHANDRAN, V
SWAMY, MNS
ELECTRONICS LETTERS, 1986, 22 (05) : 280 - 281
[45] Scalable switched-capacitor filter implemented in 1.25-μm technology
Shieh, Sui-Ping, 1600, (24):
[46] Switched-capacitor decimation filter design using time-multiplexing and polyphase decomposition of transfer functions with low denominator orders
Petraglia, A.
Baruqui, F. A. P.
Pereira, J. S.
MICROELECTRONICS JOURNAL, 2009, 40 (12) : 1673 - 1680
[47] A CMOS SWITCHED-CAPACITOR VARIABLE LINE EQUALIZER
SUZUKI, T
TAKATORI, H
SHIRASU, H
OGAWA, M
KUNIMI, N
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) : 700 - 706
[48] Analysis and Optimization of CMOS Switched-Capacitor Converters
Sathe, Visvesh S.
Seo, Jae-sun
2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 327 - 332
[49] Tracking switched-capacitor CMOS current reference
Torelli, G
de la Plazza, A
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (01): : 44 - 47
[50] A CMOS Switched-Capacitor Fractional Bandgap Reference
Biederman, William
Yeager, Daniel
Alon, Elad
Rabaey, Jan
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,

← 1 2 3 4 5 →