3D wafer level packaging

被引：0
|
作者：
Savastiouk, S [1 ]
Siniaguine, O [1 ]
Korczynski, E [1 ]
Tilenschi, M [1 ]
机构：
[1] Tru Si Technol, Mkt, Sunnyvale, CA 94086 USA
来源：
MICRO MATERIALS, PROCEEDINGS | 2000年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：240 / 243
页数：4
相关论文
共 50 条
  • [41] Bonding Technologies for Chip Level and Wafer Level 3D integration
    Sakuma, Katsuyuki
    Skordas, Spyridon
    Zitzi, Jeffrey
    Perfecto, Eric
    Guthrie, William
    Guerin, Luc
    Langlois, Richard
    Liu, Hsichang
    Ramachandran, Koushik
    Lin, Wei
    Winste, Kevin
    Kohara, Sayuri
    Sueoka, Kuniaki
    Angyal, Matthew
    Graves-Abel, Troy
    Berger, Daniel
    Knickerbocker, John
    Iyer, Subramanian
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 647 - 654
  • [42] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
  • [43] Direct-Write 3D Printing of Interconnects for Fan-Out Wafer-Level Packaging
    Dawes, Jacob
    Johnston, Matthew L.
    2022 IEEE INTERNATIONAL CONFERENCE ON FLEXIBLE AND PRINTABLE SENSORS AND SYSTEMS (IEEE FLEPS 2022), 2022,
  • [44] 3D Wafer Level Packaging: Processes and Materials for Through-Silicon Vias and Thin Die Embedding
    Soussan, Philippe
    Tezcan, Deniz Sabuncuoglu
    Iker, Francois
    Ruythooren, Wouter
    Majeed, Bivragh
    Swinnen, Bart
    Ruytooren, Wouter
    Beyne, Eric
    MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 43 - 53
  • [45] 3D eWLB (embedded wafer level BGA) Technology for 3D-Packaging/3D-SiP (Systems-in-Package) Applications
    Yoon, Seung Wook
    Bahr, A.
    Baraton, X.
    Marimuthu, Pandi Chelvam
    Carson, Flynn
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 915 - +
  • [46] 3D Die Level Packaging for Hybrid Systems
    Krishna, N. P. Vamsi
    Sen, Prosenjit
    2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 120 - 122
  • [47] Synergy between 2.5/3D Development and Hybrid 3D Wafer Level Fanout
    Hunt, John
    Ding, Y. C.
    Hsieh, Adren
    Chen, Jason
    Huang, Dinos
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [48] A wafer-level 3D IC technology platform
    Gutmann, RJ
    Lu, JQ
    Pozder, S
    Kwon, Y
    Menke, D
    Jindal, A
    Celik, M
    Rasco, M
    McMahon, JJ
    Yu, K
    Cale, TS
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 19 - 26
  • [49] Building blocks for wafer-level 3D integration
    Sadaka, Mariam
    Di Cioccio, Lea
    SOLID STATE TECHNOLOGY, 2009, 52 (10) : 20 - +
  • [50] 3D interconnect through aligned wafer level bonding
    Lindner, P
    Dragoi, V
    Glinsner, T
    Schaefer, C
    Islam, R
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1439 - 1443
12345