The role of intrinsic trap states in the semiconductor/insulating interface on the electrical performance of spray-coated thin-film transistors

被引:1
|
作者
Braga, Joao P. [1 ]
Amorim, Cleber A. [2 ]
De Lima, Guilherme R. [1 ]
Gozzi, Giovani [3 ]
Fugikawa-Santos, Lucas [3 ]
机构
[1] Sao Paulo State Univ UNESP, Inst Biosci Letters & Exact Sci, Sao Jose Do Rio Preto, SP, Brazil
[2] Sao Paulo State Univ UNESP, Fac Sci & Engn, Tupa, SP, Brazil
[3] Sao Paulo State Univ UNESP, Inst Geosci & Exact Sci, Ave 24A,1515, Rio Claro, SP, Brazil
基金
巴西圣保罗研究基金会;
关键词
ZNO; FIELD;
D O I
10.1016/j.mssp.2022.106984
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effect of intrinsic defects at the semiconductor/insulating interface of spray-coated zinc oxide (ZnO) thin-film transistors (TFTs) has been studied by analysing the electrical behaviour of devices fabricated using different thicknesses of the silicon dioxide (SiO2) dielectric layer, in the 100 - 300 K temperature range. We have observed that, when normalized by the dielectric layer thickness, TFTs produced with thicker dielectrics presented improved performance (higher relative linear mobility), because of lower influence from intrinsic trap states at the semiconductor/insulating interface. A comparison of the activation energy for the density of interface defects and for the trapped surface charge evaluated from the threshold voltage variation and from the subthreshold swing was used to explain the temperature behaviour of the carrier mobility for different dielectric layer thicknesses. The results show that absolute device parameters such as saturation mobility and "on" current can obscure the deleterious effect of interface states on the electrical transport in TFTs, demonstrating the importance of analysing the electrical measurement results in the linear operation regime, where the charge carrier density in the transistor channel is more uniform and electric field effects can be parametrized.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] OXIDE-SEMICONDUCTOR INTERFACE ROUGHNESS AND ELECTRICAL-PROPERTIES OF POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS
    TAKAHASHI, H
    KOJIMA, Y
    APPLIED PHYSICS LETTERS, 1994, 64 (17) : 2273 - 2275
  • [22] Characterization of interface trap dynamics responsible for hysteresis in organic thin-film transistors
    Sun, Yin
    Zhang, Lining
    Ahmed, Zubair
    Chan, Mansun
    ORGANIC ELECTRONICS, 2015, 27 : 192 - 196
  • [23] Extraction of bulk and interface trap densities in amorphous InGaZnO thin-film transistors
    Jeong, Chan-Yong
    Kim, Hee-Joong
    Kim, Jong In
    Lee, Jong-Ho
    Kwon, Hyuck-In
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2016, 34 (06):
  • [24] Tuning the electrical performance of metal oxide thin-film transistors via dielectric interface trap passivation and graded channel modulation doping
    Wu, Zhiheng
    Yao, Zhiqiang
    Liu, Suilin
    Yuan, Bin
    Zhang, Yake
    Liang, Yu
    Wang, Zhuo
    Tang, Xiaosheng
    Shao, Guosheng
    JOURNAL OF MATERIALS CHEMISTRY C, 2017, 5 (05) : 1206 - 1215
  • [25] Reduced electrical hysteresis of organic thin-film transistors based on small molecule semiconductor through an insulating polymer binder
    Soosang Chae
    Tae Il Lee
    Jin Young Oh
    Korean Journal of Chemical Engineering, 2022, 39 : 499 - 503
  • [26] Reduced electrical hysteresis of organic thin-film transistors based on small molecule semiconductor through an insulating polymer binder
    Chae, Soosang
    Lee, Tae Il
    Oh, Jin Young
    KOREAN JOURNAL OF CHEMICAL ENGINEERING, 2022, 39 (03) : 499 - 503
  • [27] Separate Extraction of Densities of Interface and Bulk Trap States in High-Mobility ZnON Thin-Film Transistors
    Kim, Dae-Hwan
    Park, Min-Jae
    Kwon, Hyuck-In
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (11) : 1263 - 1266
  • [28] Humidity effect on electrical performance of organic thin-film transistors
    Li, DW
    Borkent, EJ
    Nortrup, R
    Moon, H
    Katz, H
    Bao, ZN
    APPLIED PHYSICS LETTERS, 2005, 86 (04) : 042105 - 1
  • [29] Extraction of trap states at the oxide-silicon interface and grain boundary in polycrystalline silicon thin-film transistors
    Kimura, M
    Nozawa, R
    Inoue, S
    Shimoda, T
    Lui, BOK
    Tam, SWB
    Migliorato, P
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (01): : 112 - 113
  • [30] Extraction of trap states at the oxide-silicon interface and grain boundary for polycrystalline silicon thin-film transistors
    Kimura, Mutsumi
    Nozawa, Ryoichi
    Inoue, Satoshi
    Shimoda, Tatsuya
    Lui, Basil On-Kit
    Tam, Simon Wing-Bun
    Migliorato, Piero
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2001, 40 (9 A): : 5227 - 5236