A controllable low-power dual-port embedded SRAM for DSP processor

被引：0

作者：

Yang, Hao-, I ^{[1
]}

Chang, Ming-Hung ^{[1
]}

Lin, Tay-Jyi ^{[1
]}

Ou, Shih-Hao ^{[1
]}

Deng, Siang-Sen ^{[1
]}

Liu, Chih-Wei ^{[1
]}

Hwang, Wei ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Microelect & Informat Syst Res Ctr, Dept Elect Engn, Hsinchu 300, Taiwan

来源：

MTTD 2007 TAIPEI: PROCEEDINGS OF 2007 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING (MTD '07) | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low-power embedded memory module is designed for a multi-threaded DSP processor. A codesign of circuit and architecture technique is proposed. The technique includes three circuit schemes: controllable precharged bit-line, low voltage bit-line, and controllable data-retention power gating. Because the low-power control signals are generated by the DSP engine, the operating condition of the memory module can be arbitrarily adjusted by using software programming. The integration of low-power dual-port 8KB SRAM and the multi-threaded DSP engine is implemented in TSMC 130nm CMOS technology. By using these techniques, the overall access power reduction of the DSP core is around 15.30%-16.84%.

引用

页码：27 / +

页数：2

共 50 条

[21] Segmented virtual ground architecture for low-power embedded SRAM
Sharifkhani, Mohammad
Sachdev, Manoj
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 196 - 205
[22] A 45nm dual-port SRAM with write and read capability enhancement at low voltage
Wang, D. P.
Lia, H. J.
Yamauchi, H.
Chen, Y. H.
Lin, Y. L.
Lin, S. H.
Liu, D. C.
Chang, H. C.
Hwang, W.
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 211 - +
[23] A HIGH-SPEED LOW-POWER SPECTRUM ACCUMULATOR USING DUAL-PORT RAM AND STATE MACHINE CONTROL
LOCKHART, WL
GREENE, JH
YOUNG, DT
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (04) : 1396 - 1403
[24] Single Ended 6T SRAM with Isolated Read-Port for Low-Power Embedded Systems
Singh, Jawar
Pradhan, Dhiraj K.
Hollis, Simon
Mohanty, Saraju P.
Mathew, J.
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 917 - +
[25] A 45 nm 10T Dual-Port SRAM with Shared Bit-Line Scheme for Low Power Operation
Wang, Dao-Ping
Hwang, Wei
JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (04) : 472 - 484
[26] Power analysis and low-power scheduling techniques for embedded DSP software
Lee, MTC
Tiwari, V
Fujita, M
Malik, S
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1995, 31 (02): : 215 - 229
[27] TFET/CMOS Hybrid Pseudo Dual-Port SRAM for Scratchpad Applications
Gupta, N.
Makosiej, A.
Thomas, O.
Amara, A.
Vladimirescu, A.
Anghel, C.
2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 209 - 212
[28] Configurable in-memory computing architecture based on dual-port SRAM
Zhao, Yue
Liu, Yunlong
Zheng, Jian
Tong, Zhongzhen
Wang, Xin
Yu, Runru
Wu, Xiulong
Zhou, Yongliang
Peng, Chunyu
Lu, Wenjuan
Zhao, Qiang
Lin, Zhiting
MICROELECTRONICS JOURNAL, 2024, 147
[29] Implementation of a low-power embedded processor for iot applications and wearables
Mansour, Kareem
Saeed, Ahmed
International Journal of Circuits, Systems and Signal Processing, 2019, 13 : 625 - 636
[30] Area-Efficient CFET Dual-port SRAM with Backside Interconnect
Abdi, D.
Brunion, M.
Garcia-Redondo, F.
Weckx, P.
Boemmels, J.
Verschueren, L.
Farokhnejad, A.
Garcia-Bardon, M.
Hellings, G.
Ryckaert, J.
2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 21 - 24

← 1 2 3 4 5 →