Vertical tracks on the sidewall of a silicon die using 3D holographic photolithography

被引:8
|
作者
Toriz-Garcia, J. J. [1 ]
Williams, G. L. [1 ]
McWilliam, R. [2 ]
Seed, N. L. [1 ]
Purvis, A. [2 ]
Soulard, F. B. [2 ]
Cowling, J. J. [2 ]
Ivey, P. A. [3 ]
机构
[1] Univ Sheffield, Dept Elect & Elect Engn, Sheffield S1 3JD, S Yorkshire, England
[2] Univ Durham, Sch Engn & Comp Sci, Durham DH1 3LE, England
[3] Innotec Ltd, Calver S32 3YZ, Hope Valley, England
基金
英国工程与自然科学研究理事会;
关键词
PHOTORESIST;
D O I
10.1088/0960-1317/21/8/085034
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the patterning of multiple 10 mu m wide conductive tracks down the vertical sidewall of a 500 mu m thick silicon die. A novel photolithographic technique is used, which utilizes a computer-generated hologram mask in conjunction with a diffraction grating. 3D holographic photolithography is a powerful method for eliminating the troublesome diffractive line broadening that is usually encountered when patterning non-planar substrates. When used in conjunction with a diffraction grating, it creates the possibility to pattern fine features onto vertical surfaces-an achievement outside the normal realm of photolithography. The technique has many potential applications in MEMS, microsystem integration and packaging.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] 3D photolithography based on image reversal
    Yao, P
    Schneider, G
    Miao, B
    Murakowski, J
    Prather, D
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IX, 2004, 5342 : 165 - 172
  • [22] Periodic 3D structures prepared by photolithography
    Khitrov, G
    MRS BULLETIN, 2002, 27 (09) : 662 - 662
  • [23] Holographic 3D disks
    Psaltis, D
    Barbastathis, G
    Pu, A
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 562 - 565
  • [24] 3D Sidewall Integration of Ultrahigh-Density Silicon Nanowires for Stacked Channel Electronics
    Wu, Xiaoxiang
    Ma, Haiguang
    Yin, Han
    Pan, Danfeng
    Wang, Junzhuan
    Yu, Linwei
    Xu, Jun
    Shi, Yi
    Chen, Kunji
    ADVANCED ELECTRONIC MATERIALS, 2019, 5 (07)
  • [25] Through Silicon Underfill Dispensing for 3D Die/Interposer Stacking
    Le, Fuliang
    Lee, S. W. Ricky
    Lau, Kei May
    Yue, C. Patrick
    Sin, Johnny K. O.
    Mok, Philip K. T.
    Ki, Wing-Hung
    Choi, Hoi Wai
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 919 - 924
  • [26] 3D inspection microscope using holographic primary objective
    Ditto, Thomas D.
    Knapp, Jim
    Biro, Shoshana
    OPTICAL INSPECTION AND METROLOGY FOR NON-OPTICS INDUSTRIES, 2009, 7432
  • [27] METROPOLE-3D: An efficient and rigorous 3D photolithography simulator
    Strojwas, AJ
    Li, XL
    Lucas, KD
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06): : 821 - 829
  • [28] 3D photolithography through light field projections
    Zhang, Hongjie
    Wen, Sy-Bor
    APPLIED OPTICS, 2020, 59 (27) : 8071 - 8076
  • [29] Novel Sidewall Interconnection Using a Perpendicular Circuit Die for 3-D Chip Stacking
    Kim, Sun-Rak
    Lee, Jae Hak
    Lee, Seung S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (09): : 1265 - 1272
  • [30] An investigation into the vertical dynamics of tracks with monoblock sleepers with a 3D finite-element model
    Oregui, Maider
    Li, Zili
    Dollevoet, Rolf
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART F-JOURNAL OF RAIL AND RAPID TRANSIT, 2016, 230 (03) : 891 - 908