A low-voltage low-noise digital buffer system

被引：0
|
作者：
Secareanu, RM [1 ]
Peterson, B [1 ]
Hartman, D [1 ]
机构：
[1] Motorola Inc, Semicond Prod Sector, Digital DNA Labs, Tempe, AZ 85284 USA
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A novel low-voltage CMOS digital buffer is proposed. The primary characteristic of this digital buffer is the low voltage operation (V-DD between one and two transistor threshold voltages (V(T)s), with a typical V-DD = 1.5V(T)). While operating at this reduced power supply, low noise and high overall performances are achieved.
引用
收藏
页码：181 / 184
页数：4
相关论文
共 50 条
  • [21] Analytical expression based design of a low-voltage FD-SOI CMOS low-noise amplifier
    Kihara, Takao
    Kim, Guechol
    Goto, Masaru
    Nakamura, Keiji
    Shimizu, Yoshiyuki
    Matsuoka, Toshimasa
    Taniguchi, Kenji
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (02) : 317 - 325
  • [22] Low-Noise Programmable Voltage Source
    Achtenberg, Krzysztof
    Mikolajczyk, Janusz
    Ciofi, Carmine
    Scandurra, Graziella
    Bielecki, Zbigniew
    ELECTRONICS, 2020, 9 (08) : 1 - 13
  • [23] A proposed CMOS buffer for low-voltage environments
    Yeo, KS
    SOLID-STATE ELECTRONICS, 1998, 42 (01) : 63 - 71
  • [24] High-speed Low-noise digital control system
    Barone, F., 1600, Publ by IEEE, Piscataway, NJ, United States (41):
  • [25] A Low-Voltage, Low-Power, and Low-Noise UWB Mixer Using Bulk-Injection and Switched Biasing Techniques
    Kim, Myoung-Gyun
    An, Hee-Woo
    Kang, Yun-Mo
    Lee, Ji-Young
    Yun, Tae-Yeoul
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (08) : 2486 - 2493
  • [26] High power and low-noise double heterojunction PHEMT for low-voltage C-band wireless applications
    Ang, KS
    Ng, GI
    Subrata, H
    Wang, H
    Xiong, YZ
    Jan, D
    Zheng, HQ
    Gao, WZ
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 102 - 105
  • [27] Ge/graded-SiGe multiplication layers for low-voltage and low-noise Ge avalanche photodiodes on Si
    Miyasaka, Yuji
    Hiraki, Tatsurou
    Okazaki, Kota
    Takeda, Kotaro
    Tsuchizawa, Tai
    Yamada, Koji
    Wada, Kazumi
    Ishikawa, Yasuhiko
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [28] Design considerations and tools for low-voltage digital system design
    Chandrakasan, A
    Yang, I
    Vieri, C
    Antoniadis, D
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 113 - 118
  • [29] LOW-NOISE VOLTAGE AND CHARGE PREAMPLIFIERS FOR PIEZOSENSORS
    Bajer, Josef
    Hajek, Karel
    NDE FOR SAFETY: DEFEKTOSKOPIE 2010, 2010, : 3 - 10
  • [30] Low-voltage floating-gate CMOS buffer
    Oezalevli, Erhar
    Qureshi, Muhammad S.
    Hasler, Paul E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1872 - +
12345