Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators

被引:10
|
作者
Lee, Tsung-Hsueh [1 ]
Abshire, Pamela A. [1 ]
机构
[1] Univ Maryland, Dept Elect & Comp Engn, Syst Res Inst, College Pk, MD 20742 USA
基金
美国国家科学基金会;
关键词
1/f noise; clock generation; frequency divider (FD); jitter model; jitter reduction; ring oscillators (ROs); thermal noise; timing jitter; voltage-controlled oscillators (VCOs); LOW-PHASE-NOISE; LOCKED LOOP; CMOS; PERFORMANCE; DESIGN; VCO; LC;
D O I
10.1109/TVLSI.2016.2541718
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ring oscillators (ROs) are popular due to their small area, modest power, wide tuning range, and ease of scaling with process technology. However, their use in many applications is limited due to poor phase noise and jitter performance. Thermal noise and flicker noise contribute jitter that decreases inversely with oscillation frequency. This paper describes a frequency-boost technique to reduce jitter in ROs. We boost the internal oscillation frequency and introduce a frequency divider following the oscillator to maintain the desired output frequency. This approach offers reduced jitter as well as the opportunity to trade off output jitter with power for dynamic performance management. The oscillator has 32 operating modes, corresponding to different values for the ring size and frequency division. In a 0.5-mu m CMOS process, the highest oscillation frequency achieved is 25 MHz with a root-mean-square period jitter of 54 ps and a power consumption of 817 mu W at 5 V supply. A jitter model for current-starved oscillators was derived and verified by measurement; a direct relationship between oscillation frequency and jitter was derived and measured. Compared with other oscillators, this design achieves the highest performance in terms of jitter per unit interval and figure-of-merit. The performance is expected to improve in more advanced technologies. The results are summarized to offer design guidance based on the frequency-boost technique.
引用
收藏
页码:3156 / 3168
页数:13
相关论文
共 50 条
  • [1] Hot carrier effects on jitter performance in CMOS voltage-controlled oscillators
    Zhang, Chi
    Srivastava, Ashok
    FLUCTUATION AND NOISE LETTERS, 2006, 6 (03): : L329 - L334
  • [2] VOLTAGE-CONTROLLED OSCILLATORS
    STILES, DB
    WIRELESS WORLD, 1972, 78 (1440): : 265 - &
  • [3] Hot carrier effects on jitter and phase noise in CMOS voltage-controlled oscillators
    Zhang, C
    Srivastava, A
    NOISE IN DEVICES AND CIRCUITS III, 2005, 5844 : 52 - 62
  • [4] LINEARIZER FOR VOLTAGE-CONTROLLED OSCILLATORS
    GUPTA, PC
    RAO, PNAP
    ELECTRONIC ENGINEERING, 1978, 50 (612): : 15 - 15
  • [5] VOLTAGE-CONTROLLED CRYSTAL OSCILLATORS
    DRISCOLL, MM
    HEALEY, DJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1971, ED18 (08) : 528 - &
  • [6] SAW voltage-controlled oscillators
    Bernardo, RP
    MICROWAVE JOURNAL, 2002, 45 (09) : 166 - +
  • [7] Substrate Noise Coupling Reduction in LC Voltage-Controlled Oscillators
    Wu, Yu-Chen
    Hsu, Shawn S. H.
    Tan, Kevin K. W.
    Su, Yu-Shiang
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 383 - 385
  • [8] Behavioural modelling of phase noise and jitter in Voltage-Controlled Oscillators with VHDL-AMS
    Fakhfakh, A
    Milet-Lewis, N
    Tomas, J
    Lévi, H
    1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 370 - 373
  • [9] Phase noise optimization of integrated ring voltage-controlled oscillators by metaheuristics
    Rubi Castaneda-Avina, Perla
    Tlelo-Cuautle, Esteban
    De la Fraga, Luis-Gerardo
    AIMS MATHEMATICS, 2022, 7 (08): : 14826 - 14839
  • [10] Voltage-controlled ring oscillator for harmonic frequency generation
    Mal, Surajit
    Mal, Ashis Kumar
    Ghosh, Sumalya
    Advances in Intelligent Systems and Computing, 2015, 343 : 277 - 286