Impact of assistance feature to pattern profile for isolated feature in sub-65 nm node

被引:0
|
作者
Kim, Myungsoo
Yun, Young-Je
Jeong, Eunsoo
Choi, Kwangseon
Kim, Jeahee
Han, Jaewon
机构
关键词
assistance feature; CD margin window; LER;
D O I
10.1117/12.773109
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Sub-resolution assistance feature (SRAF) has become one of popular resolution enhancement technique because it is the most easily applicable technique that can be adopted for sub-65 nm node technology. The SRAF can be realized, for example, by locating lines having width below resolution limit around isolated feature. With the SRAF, intensity profile of the isolated feature will be modified to dense-like one and, as a result, focus response of the isolated feature can be improved up to dense feature level. Previous works on SRAF have focused mainly on the critical dimension (CD) margin window. However, CD margin window is not sufficient to evaluate optimum SRAF configuration because process margin degradation due to irregular pattern profile such as line edge roughness (LER) would become more prominent as technology node goes beyond sub-65nm node. Therefore, appropriate methodology to optimize SRAF configuration both for CD margin window and pattern profile is indispensable for those applications. In this paper, we focus on the impact of SRAF configuration to pattern profile as well as CD margin window. The SRAF configuration was adjusted by varying assistance feature to main feature distance and pitch of the assistance features at mask level. Pattern profile was investigated by measuring LER with varying assistance feature parameters quantitatively. From the results, we prove the impact of SRAF configuration both on pattern profile and CD margin window. We also show that the experimental data can easily be predicted by calibrating aerial image simulation results to measured LER. As a conclusion, we suggest methodology to set up optimum SRAF configuration with regard to both CD margin window and pattern profile.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Analytical study on small contact hole process for sub-65 nm node generation
    Kim, HW
    Yoon, JY
    Hah, JH
    Woo, SG
    Cho, HK
    Moon, JT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (06): : L38 - L43
  • [2] New techniques to characterize properties of advanced dielectric barriers for sub-65 nm technology node
    Vitiello, J.
    Ducote, V.
    Farcy, A.
    Gosset, L. G.
    Le-Friec, Y.
    Hopstaken, M.
    Jullian, S.
    Cordeau, M.
    Ailhas, C.
    Chapelon, L. L.
    Barbier, D.
    Veillerot, M.
    Danel, A.
    Torres, J.
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2130 - 2135
  • [3] The impact of mask errors on the critical dimensions of butting feature on 65nm node
    Zhang, F
    Li, YQ
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 767 - 775
  • [4] The impact of mask errors on the critical dimensions of butting feature on 65nm node
    Zhang, F., SPIE - The International Society for Optical Engineering (SPIE):
  • [5] Impact of copper ECD electrolyte and deposition process on grain growth in sub-65 nm features
    Mourier, T
    Haxaire, K
    Cordeau, M
    DaSilva, S
    Safraoui, V
    Torres, J
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 629 - 634
  • [6] Optical lithography solutions for sub-65 nm semiconductor devices.
    Mulkens, J
    McClay, J
    Tirri, B
    Brunotte, M
    Mecking, B
    Jasper, H
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 753 - 762
  • [7] Study and Analysis of Subthreshold Leakage Current in Sub-65 nm NMOSFET
    Kumar, Krishna
    Dwivedi, Pratyush
    Islam, Aminul
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 1, INDIA 2016, 2016, 433 : 1 - 10
  • [8] A simulation-based evolutionary technique for inverse doping profile problem of sub-65 nm CMOS devices
    Li Y.
    Chen C.-K.
    Journal of Computational Electronics, 2006, 5 (04) : 365 - 370
  • [9] High current implant precision requirements for sub-65 nm logic devices
    Erokhin, Yuri
    Romig, Terry
    Kim, Elshot
    Xu, JieJie
    Guo, Baonian
    Liu, Jinnig
    Shim, Kyu-ha
    Nunan, Peter
    ION IMPLANTATION TECHNOLOGY, 2006, 866 : 520 - +
  • [10] Cu surface treatment influence on Si adsorption properties of CuSiN self-aligned barriers for sub-65 nm technology node
    Chhun, S.
    Gosset, L. G.
    Michelon, J.
    Girault, V.
    Vitiello, J.
    Hopstaken, M.
    Courtas, S.
    Debauche, C.
    Bancken, P. H. L.
    Gaillard, N.
    Bryce, G.
    Juhel, M.
    Pinzelli, L.
    Guillan, J.
    Gras, R.
    Van Schravendijk, B.
    Dupuy, J. -C.
    Torres, J.
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2094 - 2100