The Implementation Scheme of Encoder and Decoder of Error-control Based on VHDL

被引：0
|
作者：
Li Tingjun [1 ]
机构：
[1] Naval Aeronaut & Astronaut Univ, Yantai 264001, Peoples R China
来源：
PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 - 4 | 2010年
关键词：
Error-control; Hamming Code; VHDL; Encoder; Decoder;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Error-control coding is used widely in digital communication. This paper deals with the encoder, decoder and error correction principles of Hamming Code, and illustrates the programme and the simulation based on VHDL, Scheme of error control decoder and encoder based on VHDL can not only check out any single error and correct it but also check out multiple errors in a code group. The encoding and decoding method are realized by software. We can complete hardware circuit using software tools and download program to specified chip, enhancing working efficiency, reducing consumption, ensuring the stability and dependability of system and realizing automation of electrical design.
引用
收藏
页码：1388 / 1391
页数：4
相关论文
共 50 条
  • [31] THE EXPANSION FACTOR OF ERROR-CONTROL CODES
    KHAYRALLAH, AS
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1995, 41 (05) : 1452 - 1457
  • [32] VHDL implementation of a turbo decoder with log-MAP-based iterative decoding
    Tong, YH
    Yeap, TH
    Chouinard, JY
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (04) : 1268 - 1278
  • [33] Chirp-based image watermarking as error-control coding
    Ghoraani, Behnaz
    Krishnan, Sridhar
    IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 647 - +
  • [34] VHDL Implementation of Low-Power Turbo Decoder
    Vijyata
    Meena, R. S.
    Sharma, J. B.
    2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 602 - 607
  • [35] Efficient implementation of Convolution Encoder and Viterbi Decoder
    Soreng, Bineeta
    Kumar, Saurabh
    Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013, 2013, : 1270 - 1273
  • [36] Efficient Implementation of Convolution Encoder and Viterbi Decoder
    Soreng, Bineeta
    Kumar, Saurabh
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 1270 - 1273
  • [37] A new architecture of RRNS error-correcting QC encoder/decoder and its FPGA implementation
    Wang, W
    Swamy, MNS
    Ahmad, MO
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 813 - 816
  • [38] FPGA implementation of error control codes in VHDL: An undergraduate research project
    Gilbert, Jordan M.
    Robbins, Catherine
    Sheikh, Waseem
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2019, 27 (05) : 1073 - 1086
  • [39] Reed-Solomon Digital encoder and decoder design using VHDL programming
    Sandoval, C.
    Fedon, A.
    NEXO REVISTA CIENTIFICA, 2008, 21 (01): : 2 - 10
  • [40] ERROR-CONTROL TECHNIQUES FOR LOGIC PROCESSORS
    PRADHAN, DK
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (12) : 1331 - 1336
12345