Shuffles and Circuits (On Lower Bounds for Modern Parallel Computation)

被引:24
|
作者
Roughgarden, Tim [1 ]
Vassilvitskii, Sergei [2 ]
Wang, Joshua R. [3 ,4 ]
机构
[1] Stanford Univ, Dept Comp Sci, 353 Serra Mall, Stanford, CA 94305 USA
[2] Google Inc, 111 8th Ave, New York, NY 10011 USA
[3] Google, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA
[4] Stanford Univ, Stanford, CA 94305 USA
关键词
Map-reduce; lower bounds; S-SHUFFLE; LOWER TIME-BOUNDS; COMPLEXITY;
D O I
10.1145/3232536
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The goal of this article is to identify fundamental limitations on how efficiently algorithms implemented on platforms such as MapReduce and Hadoop can compute the central problems in motivating application domains, such as graph connectivity problems. We introduce an abstract model of massively parallel computation, where essentially the only restrictions are that the "fan-in" of each machine is limited to s bits, where s is smaller than the input size n, and that computation proceeds in synchronized rounds, with no communication between different machines within a round. Lower bounds on the round complexity of a problem in this model apply to every computing platform that shares the most basic design principles of MapReduce-type systems. We prove that computations in our model that use few rounds can be represented as low-degree polynomials over the reals. This connection allows us to translate a lower bound on the (approximate) polynomial degree of a Boolean function to a lower bound on the round complexity of every (randomized) massively parallel computation of that function. These lower bounds apply even in the "unbounded width" version of our model, where the number of machines can be arbitrarily large. As one example of our general results, computing any nontrivial monotone graph property-such as connectivity-requires a super-constant number of rounds when every machine receives only a subpolynomial (in n) number of input bits s. Finally, we prove that, in two senses, our lower bounds are the best one could hope for. For the unbounded-width model, we prove a matching upper bound. Restricting to a polynomial number of machines, we show that asymptotically better lower bounds would separate P from NC1.
引用
收藏
页数:24
相关论文
共 50 条
  • [31] IMPROVING COMPUTATION OF LOWER BOUNDS FOR OPTIMAL SCHEDULES
    LANG, T
    FERNANDEZ, EB
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1977, 21 (03) : 273 - 280
  • [32] Communication and Randomness Lower Bounds for Secure Computation
    Data, Deepesh
    Prabhakaran, Vinod M.
    Prabhakaran, Manoj M.
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2016, 62 (07) : 3901 - 3929
  • [33] On Topological Lower Bounds for Algebraic Computation Trees
    Andrei Gabrielov
    Nicolai Vorobjov
    Foundations of Computational Mathematics, 2017, 17 : 61 - 72
  • [34] Strongly Exponential Lower Bounds for Monotone Computation
    Pitassi, Toniann
    Robere, Robert
    STOC'17: PROCEEDINGS OF THE 49TH ANNUAL ACM SIGACT SYMPOSIUM ON THEORY OF COMPUTING, 2017, : 1246 - 1255
  • [35] On Topological Lower Bounds for Algebraic Computation Trees
    Gabrielov, Andrei
    Vorobjov, Nicolai
    FOUNDATIONS OF COMPUTATIONAL MATHEMATICS, 2017, 17 (01) : 61 - 72
  • [36] 2 LOWER BOUNDS IN ASYNCHRONOUS DISTRIBUTED COMPUTATION
    DURIS, P
    GALIL, Z
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1991, 42 (03) : 254 - 266
  • [37] Robust Lower Bounds for Communication and Stream Computation
    Chakrabarti, Amit
    Cormode, Graham
    McGregor, Andrew
    STOC'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON THEORY OF COMPUTING, 2008, : 641 - +
  • [38] Robust Lower Bounds for Communication and Stream Computation
    Chakrabarti, Amit
    Cormode, Graham
    McGregor, Andrew
    THEORY OF COMPUTING, 2016, 12
  • [39] LOWER BOUNDS FOR LENGTHS OF COMPLETE DIAGNOSTIC TESTS FOR CIRCUITS AND INPUTS OF CIRCUITS
    Popkov, K. A.
    PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2016, 34 (04): : 65 - 73
  • [40] New Bounds for Quick Computation of the Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits
    Hirayama, Takashi
    Suzuki, Rin
    Yamanaka, Katsuhisa
    Nishitani, Yasuaki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (08) : 940 - 948