VLSI IMPLEMENTATION OF SMS4 CIPHER FOR OPTIMIZED UTILIZATION OF FPGA

被引:0
|
作者
Manoj, G. Sai [1 ]
Sravanthi, B. [1 ]
Thirumal, G. [1 ]
Venishetty, Sudheer Raja [1 ]
机构
[1] Vaagdevi Coll Engn, Dept ECE, Warangal, Andhra Pradesh, India
关键词
S box; SMS4; Cipher; VLSI design; Target device FPGA; Encryption; VIRTEX;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
SMS4 is a symmetric encryption algorithm, specifically a block cipher, designed for data encryption which is used in WAPI(Wide authentication and privacy infrastructure). In this paper we evaluate SMS4 encryption algorithm based on S box circuit architecture. The SMS4 block cipher has been implemented in Xilinx Vivado on FPGA Virtex-ultra scale Family. Achieved area is compared with other devices in virtex ultra scale family and Xcvu125-flvb2104-1-i is chosen for its best performance. The simulation results revealed optimization in area.
引用
收藏
页码:1225 / 1231
页数:7
相关论文
共 50 条
  • [31] 基于FPGA的SMS4算法实现及在线验证
    张利华
    吴松
    蒋腾飞
    姜攀攀
    华东交通大学学报, 2018, 35 (05) : 111 - 116
  • [32] 基于FPGA实现SMS4对称密码算法
    赵轩
    张永强
    尹俊勋
    移动通信, 2010, 34 (02) : 41 - 43
  • [33] 基于FPGA的SMS4密码算法的高速实现
    冯春雨
    胡波
    刘会忠
    河北省科学院学报, 2010, 27 (02) : 8 - 11
  • [34] Attacking reduced-round versions of the SMS4 block cipher in the Chinese WAPI standard
    Lu, Jiqiang
    INFORMATION AND COMMUNICATIONS SECURITY, PROCEEDINGS, 2007, 4681 : 306 - 318
  • [35] Revised cryptanalysis for SMS4
    Lei Cheng
    Bing Sun
    Chao Li
    Science China Information Sciences, 2017, 60
  • [36] Design of a S-box for SMS4 Based on Threshold Implementation
    Li, Xinchao
    Ma, Shuangpeng
    ADVANCES ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC-2017), 2018, 13 : 206 - 214
  • [37] Research of SMS4's implementation in hardware based on embedded system
    School of Computer, Wuhan University, 129 Luoyu Road, Wuhan 430079, China
    不详
    不详
    Wuhan Daxue Xuebao Xinxi Kexue Ban, 2008, 10 (1015-1017):
  • [38] Design and Implementation of Power Analysis-immune SMS4 Algorithm
    Chen Yicheng
    Zheng Zhaoxia
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [39] FPGA Design & Implementation of optimized RC5 Block Cipher
    Acharya, Lomash Chandra
    Purohit, Jyoti Prakash
    Bairwa, Surendra Kumar
    Kumawat, Harish Chandra
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 360 - 365
  • [40] Differential fault analysis on SMS4
    State Key Laboratory of Information Security, Institute of Software, Chinese Academy of Sciences, Beijing 100080, China
    不详
    Jisuanji Xuebao, 2006, 9 (1596-1602):