Design and hardware implementation of digital channel selection processor for radio receiver

This paper presents a low-power design and an area-efficient FPGA implementation of digital channel selection filtering processor for Radio receiver. For an homodyne wide-band RF receiver and Sigma-Delta modulator, two filtering cascade structures composed of 5 stages Comb filter, FIR half-bandfilter and selector filter are compared. Design flow of hardware architecture is presented through digital data format representation and topology of digital operators. Experimental results are given to evaluate performances and complexity of designed FPGA-based implementation.