Impact of Process Variation in Inductive Integrated Voltage Regulator on Delay and Power of Digital Circuits

被引:9
|
作者
Kar, Monodeep [1 ]
Carlo, Sergio [1 ]
Krishnamurthy, Harish [2 ]
Mukhopadhyay, Saibal [1 ]
机构
[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA
[2] Intel Corp, Hillsboro, OR 97124 USA
基金
美国国家科学基金会;
关键词
Integrated Voltage Regulator; Process Variation;
D O I
10.1145/2627369.2627637
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper analyzes the effect of variations in the parameters of an Integrated Voltage Regulator (IVR) and its impact on the power/performance of a system of IVR driven digital logic circuit. The coupled analysis of IVR and digital logic considering variations in the integrated passives, power train FETs and controller transistors shows, compared to an off-chip VR, variations in IVR induce much larger shifts in the operating frequency of the logic and total system power. Variations in the output filter passives cause most prominent variations in the system power and performance, particularly pronounced at low voltage operation of the core. We also show that the mean performance of the system can be traded-off to reduce the variability by modifying IVR parameters, such as controller zeroes or output capacitors.
引用
收藏
页码:227 / 232
页数:6
相关论文
共 50 条
  • [41] Effect of Electrical Stresses on Digital Integrated Circuits Power Integrity
    Boyer, A.
    Ben Dhia, S.
    2013 17TH IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2013,
  • [42] The impact of SOI MOSFETs on low power digital circuits
    Tseng, YC
    Chin, SC
    Woo, JCS
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 243 - 246
  • [43] PULSED VOLTAGE REGULATOR WITH DIGITAL CONTROL FOR AUTONOMOUS POWER SUPPLY SYSTEM
    Krasnobaev, Yuriy, V
    Nepomnyashchiy, Oleg, V
    Ivanchura, Vladimir I.
    Pozharkova, Irina N.
    Yablonskiy, Aleksey P.
    BULLETIN OF THE TOMSK POLYTECHNIC UNIVERSITY-GEO ASSETS ENGINEERING, 2018, 329 (11): : 61 - 73
  • [44] PRECISION SUBNANOSECOND DELAY MEASUREMENTS OF HIGH SPEED DIGITAL INTEGRATED CIRCUITS.
    Ryan, Carl
    Leskela, Michael
    1977, : 224 - 226
  • [45] Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits
    Judit F. Freijedo
    Jorge Semião
    Juan J. Rodriguez-Andina
    Fabian Vargas
    Isabel C. Teixeira
    J. Paulo Teixeira
    Journal of Electronic Testing, 2012, 28 : 421 - 434
  • [46] Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits
    Freijedo, Judit F.
    Semiao, Jorge
    Rodriguez-Andina, Juan J.
    Vargas, Fabian
    Teixeira, Isabel C.
    Paulo Teixeira, J.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (04): : 421 - 434
  • [47] Process compensation techniques for low-voltage CMOS digital circuits
    Graduate School of Information Science and Technology, Hokkaido University, kita 14, nishi 9, kita-ku, Sapporo 060-0814, Japan
    不详
    Kyokai Joho Imeji Zasshi, 2009, 11 (1667-1670):
  • [48] Monitoring Effective Supply Voltage within Power Rails of Integrated Circuits
    Okumoto, Takeshi
    Yoshikawa, Kumpei
    Nagata, Makoto
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 113 - 116
  • [49] Thin partial SOI power devices for high voltage integrated circuits
    Udrea, F
    Lim, HT
    Garner, D
    Popescu, A
    Milne, W
    Hemment, PLF
    PERSPECTIVES, SCIENCE AND TECHNOLOGIES FOR NOVEL SILICON ON INSULATOR DEVICES, 2000, 73 : 321 - 327
  • [50] LOW-VOLTAGE, LOW-POWER BICMOS DIGITAL CIRCUITS
    ROFAIL, SS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 572 - 579