OPTIMIZATION OF PORTABLE PARALLEL SIGNAL PROCESSING APPLICATIONS BY DESIGN SPACE EXPLORATION OF DATAFLOW PROGRAMS

被引:0
|
作者
Lucarz, Christophe [1 ]
Mattavelli, Marco [1 ]
Janneck, Jorn W. [2 ]
机构
[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
[2] Lund Inst Technol, Lund, Sweden
关键词
Dataflow programming; design space exploration; software synthesis; multicore systems;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a methodology for the optimization of portable parallel signal processing applications specified by dataflow programs. The use of dataflow as a programming model for signal processing applications targeting parallel platforms provides an important advantage versus the traditional sequential programming paradigm: the portability of parallelism. The paper introduce a design space exploration methodology for exploring alternative implementations in which abstract traces of a program, representing the actual data dependencies of its parts, are first constructed and then analyzed to guide the refactoring and mapping and of the signal processing applications to best match its intended parallel target. The methodology is demonstrated and evaluated in an at-size case study of an MPEG-4 video decoder.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
  • [1] Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration
    Knoedtel, Johannes
    Reichenbach, Marc
    PROCEEDINGS OF SYSTEM ENGINEERING FOR CONSTRAINED EMBEDDED SYSTEMS, DRONESE AND RAPIDO 2023, 2023, : 60 - 65
  • [2] Decimator systolic arrays design space exploration for multirate signal processing applications
    Shoukry, Mohammed
    Gebali, Fayez
    Agathoklis, Panajotis
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (08) : 1232 - 1240
  • [3] High-Precision Performance Estimation for the Design Space Exploration of Dynamic Dataflow Programs
    Michalska, Malgorzata
    Casale-Brunet, Simone
    Bezati, Endri
    Mattavelli, Marco
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (02): : 127 - 140
  • [4] Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications
    Glitia, Calin
    Boulet, Pierre
    Lenormand, Eric
    Barreteau, Michel
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (09) : 815 - 829
  • [5] Storage estimation and design space exploration methodologies for the memory management of signal processing applications
    Balasa, F.
    Kjeldsberg, P. G.
    Vandecappelle, A.
    Palkovic, M.
    Hu, Q.
    Zhu, H.
    Catthoor, F.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (1-2): : 51 - 71
  • [6] Electronic Circuit Design for Radiation Signal Processing with Applications in Mossbauer Spectroscopy for Space Exploration
    Beyki, Mohammad
    Pawlak, Justus
    Patzke, Robert
    Renz, Franz
    2024 IEEE 19TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, ICIEA 2024, 2024,
  • [7] Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications
    F. Balasa
    P. G. Kjeldsberg
    A. Vandecappelle
    M. Palkovic
    Q. Hu
    H. Zhu
    F. Catthoor
    Journal of Signal Processing Systems, 2008, 53 : 51 - 71
  • [8] Design Space Exploration for Low-Power Memory Systems in Embedded Signal Processing Applications
    Balasa, Florin
    Gingu, Cristian V.
    Luican, Ilie I.
    Zhu, Hongwei
    2013 IEEE 19TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2013, : 92 - 100
  • [9] Design-Space Exploration of the Configurable 32 bit VLIW Processor CoreVA for Signal Processing Applications
    Sievers, Gregor
    Christ, Peter
    Einhaus, Julian
    Jungeblut, Thorsten
    Porrmann, Mario
    Rueckert, Ulrich
    2013 NORCHIP, 2013,
  • [10] Design space exploration of configuration manager for network processing applications
    Kachris, Christoforos
    Vassiliadis, Stamatis
    IC-SAMOS: 2007 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2007, : 34 - +