Impact of Common Source Inductance on the Gate-Source Voltage Negative Spike of SiC MOSFET in Phase-Leg Configuration

被引：3
|
作者：
Shao, Tiancong [1 ]
Li, Zhijun [1 ]
Zheng, Trillion Q. [1 ]
Li, Hong [1 ]
Huang, Bo [2 ]
Wang, Zuoxing [1 ]
Zhang, Zhipeng [1 ]
机构：
[1] Beijing Jiaotong Univ, Sch Elect Engn, Beijing, Peoples R China
[2] Global Power Technol Co Ltd, Beijing, Peoples R China
来源：
2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA) | 2020年
基金：
中国国家自然科学基金;
关键词：
common source inductance; negative voltage spike; phase-leg configuration; SiC MOSFET; SUPPRESSION; DEVICES;
D O I：
10.1109/IPEMC-ECCEAsia48364.2020.9368245
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The cross-talk and coupling effect between SiC MOSFETs in the phase-leg configuration limits the further release of SiC MOSFET performance in applications. A significant negative voltage spike on the gate-source voltage of SiC MOSFET will breakdown the device, even deteriorate peculiarities in threshold voltage variation and further impact the lifetime. In consideration of the common source inductance, the negative spike of SiC MOSFETs gate-source voltage still needs mechanism research. This paper reveals the dynamic underdamped mechanism to explain the impact of common source inductance on the gate-source voltage negative spike of SiC MOSFET in phase-leg configuration. Experimental results verify this dynamic underdamped mechanism based on the experimental comparison of 3-pin and 4-pin packaged SiC MOSFETs.
引用
收藏
页码：3361 / 3365
页数：5
相关论文
共 50 条
  • [41] Design Considerations of a Fast 0-Ω Gate-Drive Circuit for 1.2 kV SiC JFET Devices in Phase-Leg Configuration
    Burgos, Rolando
    Chen, Zheng
    Boroyevich, Dushan
    Wang, Fred
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2213 - 2220
  • [42] Induced Gate-Source Voltage Mechanism and Gate Driver Design in All-SiC PWM Rectifier with Ultra-High Voltage Slew Rate (dv/dt)
    Shao, Tiancong
    Li, Zhijun
    Wang, Zuoxing
    Zheng, Trillion Q.
    Li, Hong
    Huang, Bo
    Zhang, Zhipeng
    2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA), 2020, : 1863 - 1867
  • [43] Impact of Gate-Source/Drain Underlap on the Performance of Monolayer SiC Schottky-Barrier Field-Effect Transistor
    Xie, Hai-Qing
    Li, Jie-Ying
    Liu, Gang
    Cai, Xi-Ya
    Fan, Zhi-Qiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4130 - 4135
  • [44] SiC MOSFET with Integrated Zener Diode as an Asymmetric Bidirectional Voltage Clamp Between the Gate and Source for Overvoltage Protection
    Yen, Cheng-Tyng
    Hsu, Fu-Jen
    Chu, Kuo-Ting
    Hung, Chien-Chung
    Lee, Lurng-Shehng
    Lee, Chwan-Ying
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 135 - 138
  • [45] Optimization of Common Source Inductance and Gate-Drain Capacitance for Reducing Gate Voltage Fluctuation after Turn-off Transition
    Hatakenaka, Yusuke
    Umetani, Kazuhiro
    Ishihara, Masataka
    Hiraki, Eiji
    2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 3155 - 3162
  • [46] Effect of gate-source bias voltage and gate-drain leakage current on the short-circuit performance of FTO-type SiC power MOSFETs
    Richardeau, F.
    Borghese, A.
    Castellazzi, A.
    Irace, A.
    Chazal, V
    Guibaud, G.
    2021 33RD INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2021, : 255 - 258
  • [47] Modeling and Validation of Common-mode Emissions of SiC MOSFET-based Voltage Source Inverter Motor Drive
    Li, Tianchen
    Gudex, Jacob
    Olson, Ryan
    Abdallah, Hassan
    Cuzner, Robert M.
    Katcha, Jason
    2023 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2023, : 56 - 63
  • [48] Experimental Investigation of Short-circuit Failures in a Three Level Neutral-point-clamped Voltage-source Converter Phase-leg with IGBTs
    Sprenger, Michael
    Alvarez, Rodrigo
    Tannhaeuser, Marvin
    Bernet, Steffen
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 4067 - 4075
  • [49] Gate-damage safe failure-mode deep analysis under short-circuit operation of 1.2kV and 1.7kV power SiC MOSFET using dedicated gate-source/drain-source voltage depolarization and damage-mode optical imaging
    Jouha, Wadia
    Richardeau, Frederic
    Azzopardi, Stephane
    2022 IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN EUROPE (WIPDA EUROPE), 2022,
  • [50] Towards a safe failure mode under short-circuit operation of power SiC MOSFET using optimal gate source voltage depolarization
    Jouha, Wadia
    Richardeau, Frederic
    Azzopardi, Stephane
    MICROELECTRONICS RELIABILITY, 2021, 126
12345