Testing techniques for embedded memories in ASIC

被引：0
|
作者：
Jin, LD
机构：
来源：
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper provides a survey of four practical testing techniques for embedded memories in ASIC in industry. The pros and cons of these techniques are studied in terms of area, timing, power, pin count, automation, test speed, test quality and chip testing.
引用
收藏
页码：376 / 379
页数：4
相关论文
共 50 条
  • [21] PATTERN SENSITIVITY TECHNIQUES FOR TESTING CCD MEMORIES
    VANCOV, ID
    COMPUTER DESIGN, 1977, 16 (11): : 106 - 109
  • [22] Modeling ASIC memories in VHDL
    Balaji, E
    Krishnamurthy, P
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 502 - 508
  • [23] REVIEWS AND PROSPECTS OF ASIC MEMORIES
    YAMADA, J
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 902 - 908
  • [24] Efficient BISR techniques for embedded memories considering cluster faults
    Yang, Chun-Lin
    Hsiao, Yuang-Cheng
    Lu, Shyue-Kung
    13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2007, : 224 - 231
  • [25] Address Remapping Techniques for Enhancing Fabrication Yield of Embedded Memories
    Lu, Shyue-Kung
    Jheng, Hao-Cheng
    Lin, Hao-Wei
    Hashizume, Masaki
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (04): : 435 - 446
  • [26] An extension of transient fault emulation techniques to circuits with embedded memories
    Garcia-Valderas, Mario
    Portela-Garcia, Marta
    Lopez-Ongil, Celia
    Entrena, Luis
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 218 - +
  • [27] Address Remapping Techniques for Enhancing Fabrication Yield of Embedded Memories
    Shyue-Kung Lu
    Hao-Cheng Jheng
    Hao-Wei Lin
    Masaki Hashizume
    Journal of Electronic Testing, 2018, 34 : 435 - 446
  • [28] Efficient BISR Techniques for Embedded Memories Considering Cluster Faults
    Lu, Shyue-Kung
    Yang, Chun-Lin
    Hsiao, Yuang-Cheng
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (02) : 184 - 193
  • [29] Overlay techniques for scratchpad memories in low power embedded processors
    Verma, Manish
    Marwedel, Peter
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) : 802 - 815
  • [30] MATS**: An On-Line Testing Approach for Reconfigurable Embedded Memories
    Bozzoli, Ludovica
    Sterpone, Luca
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
12345