Two-bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure

被引:2
|
作者
Han, Kyoung-Rok [1 ]
Lee, Jong-Ho [1 ]
机构
[1] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea
关键词
2-bit/cell; V(th) margin; recessed channel; SONOS; channel hot electron (CHE); band-to-band hot-hole injection (BtBHHI);
D O I
10.1143/JJAP.47.2687
中图分类号
O59 [应用物理学];
学科分类号
摘要
We proposed a device structure for novel 2-bit/cell silicon-oxide-nitride-oxide-silicon (SONOS) flash memory and characterized the device for sub-50 nm non-volatile memory (NVM) technology. The proposed memory cell has a nitride layer formed on the surface of the recessed channel reuion for a charge storage node. The threshold voltage window of similar to 3 V was achieved by hot carrier injection under a V(GS) of 5 V and a V(DS) of 3.5 V for programming. It was shown that counter channel doping near the bottom of the recessed channel is very important and can improve the V(th) margin for 2-bit/cell operation by similar to 4 times. By controlling doping profiles of the p-type channel doping and the n-type counter channel doping in the recessed channel region, we could obtain the V(th), margin more than similar to 2 V. Moreover, for a bit-programmed cell, reasonable bit-erasing characteristics were also shown.
引用
收藏
页码:2687 / 2691
页数:5
相关论文
共 50 条
  • [21] Endurance and data retention improvement of silicon-oxide-nitride-oxide-silicon nonvolatile semiconductor memory devices with partially bottom-silicon-rich nitride structure
    Chien, HC
    Wu, KH
    Chang, JW
    Kao, CH
    Chen, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (9A): : 6380 - 6384
  • [22] Electrical Characterization in Pillar Type Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory Using Bandgap Engineering Method
    Lee, Sang-Youl
    Yang, Seung-Dong
    Oh, Jae-Sub
    Yun, Ho-Jin
    Jeong, Kwang-Seok
    Kim, Yu-Mi
    Lee, Hi-Deok
    Lee, Ga-Won
    TMS 2012 141ST ANNUAL MEETING & EXHIBITION - SUPPLEMENTAL PROCEEDINGS, VOL 2: MATERIALS PROPERTIES, CHARACTERIZATION, AND MODELING, 2012, : 95 - 99
  • [23] Enhancement Mechanisms of the Silicon-Oxide-Nitride-Oxide-Silicon Memory Devices with Nanoscale High-k Structures
    Jung, Hyun Soo
    Yoo, Keon-Ho
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (10) : 10290 - 10293
  • [24] Two-bit/four-level Pr2O3 trapping layer for silicon-oxide-nitride-oxide-silicon-type flash memory
    Lin, Yu-Hsien
    You, Hsin-Chiang
    Chien, Chao-Hsin
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (01):
  • [25] Investigation of Discrete Dopant Fluctuation Effects in Sub-45-nm Silicon-Oxide-Nitride-Oxide-Silicon Flash Memory Cell
    Liao, Yi-Ying
    Horng, Sheng-Fu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (02)
  • [26] Process effect analysis on nitride trap distribution in silicon-oxide-nitride-oxide-silicon flash memory based on charge retention model
    Song, Yumin
    Jeong, Jun-Kyo
    Yang, Seung-Dong
    Park, Deok-Min
    Kang, Yun-mi
    Lee, Ga-Won
    MATERIALS EXPRESS, 2021, 11 (09) : 1615 - 1618
  • [27] Nanoscale silicon-oxide-nitride-oxide-silicon (SONOS) structure and its applications
    Park, BG
    Lee, YK
    Choi, BY
    Park, DG
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 679 - 684
  • [28] Temperature-dependent memory characteristics of silicon-oxide-nitride-oxide-silicon thin-film-transistors
    Chen, Shih-Ching
    Chang, Ting-Chang
    Wu, Yung-Chun
    Chin, Jing-Yi
    Syu, Yong-En
    Sze, S. M.
    Chang, Chun-Yen
    Wu, Hsing-Hua
    Chen, Yi-Chan
    THIN SOLID FILMS, 2010, 518 (14) : 3999 - 4002
  • [29] Deposition-temperature effect on nitride trapping layer of silicon-oxide-nitride-oxide-silicon memory
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Wu, Cheng-Yen
    Wang, Je-Chuang
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (5 A): : 2827 - 2830
  • [30] Deposition-temperature effect on nitride trapping layer of silicon-oxide-nitride-oxide-silicon memory
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Wu, Cheng-Yen
    Wang, Je-Chuang
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (5A): : 2827 - 2830