PERTS: an environment for specification and verification of reactive systems

被引:3
|
作者
Bhattacharjee, AK
Dhodapkar, SD [1 ]
Shyamasundar, RK
机构
[1] Bhabha Atom Res Ctr, RCnD, Software Reliabil Sect, Bombay 400085, Maharashtra, India
[2] Tata Inst Fundamental Res, Sch Technol & Comp Sci, Bombay 400005, Maharashtra, India
关键词
formal specification and verification; reactive systems; synchronous languages; statecharts; Esterel; translation; programming environment; automata reduction;
D O I
10.1016/S0951-8320(00)00081-8
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, we describe the design and implementation of an environment for specification, analysis and verification of reactive systems. The environment allows the user to develop specification in the graphical formalism of Statecharts and analyze them using a simulation tool. A built-in translator tool translates the specification into an Esterel program for the purpose of carrying out verification. Through such an approach, we have been able to integrate the powerful graphical formalism of Statecharts, which is very appealing to engineers, and the power of the formal verification environment of Esterel. Since we translate Statecharts, which can be non-deterministic, to Esterel programs, which are fully deterministic, the system overcomes the non-determinism in the specifications by enforcing priority. The behavior of Esterel programs generated by the translator follow Harel and Naamad's 'step' semantics. In the paper, we describe the main components of the PERTS environment and the principles underlying the translation and illustrate the use of the system for specification and verification using an example. (C) 2001 Published by Elsevier Science Ltd.
引用
收藏
页码:299 / 310
页数:12
相关论文
共 50 条
  • [21] FORMAL TECHNIQUES FOR SYSTEMS SPECIFICATION AND VERIFICATION
    CARMO, J
    SERNADAS, A
    INFORMATION SYSTEMS, 1991, 16 (03) : 245 - 272
  • [22] Embedded systems: Challenges in specification and verification
    Pnueli, A
    EMBEDDED SOFTWARE, PROCEEDINGS, 2002, 2491 : 1 - 14
  • [23] FORMAL SPECIFICATION AND VERIFICATION OF DISTRIBUTED SYSTEMS
    CHEN, BS
    YEH, RT
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1983, 9 (06) : 710 - 722
  • [24] Specification and verification of timed lazy systems
    Corradini, F
    Pistore, M
    MATHEMATICAL FOUNDATIONS OF COMPUTER SCIENCE 1996, 1996, 1113 : 279 - 290
  • [25] FORMAL SPECIFICATION AND VERIFICATION OF MICROPROCESSOR SYSTEMS
    JOYCE, JJ
    INTEGRATION-THE VLSI JOURNAL, 1989, 7 (03) : 247 - 266
  • [26] Specification and verification of concurrent systems in CESAR
    Queille, J. P.
    Sifakis, J.
    25 YEARS OF MODEL CHECKING: HISTORY, ACHIEVEMENTS, PERSPECTIVES, 2008, 5000 : 216 - 230
  • [27] COMPOSITIONAL SPECIFICATION AND VERIFICATION OF DISTRIBUTED SYSTEMS
    JONSSON, B
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1994, 16 (02): : 259 - 303
  • [28] On the Algebraic Specification and Verification of Parallel Systems
    Triantafyllou, Nikolaos
    Ksystra, Katerina
    Stefaneas, Petros
    LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION AND VALIDATION: SPECIALIZED TECHNIQUES AND APPLICATIONS, PT II, 2014, 8803 : 623 - 624
  • [29] EDT: A Specification Notation for Reactive Systems
    Venkatesh, R.
    Shrotri, Ulka
    Krishna, G. Murali
    Agrawal, Supriya
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [30] Spectra: a specification language for reactive systems
    Maoz, Shahar
    Ringert, Jan Oliver
    SOFTWARE AND SYSTEMS MODELING, 2021, 20 (05): : 1553 - 1586