Low-Voltage 9T FinFET SRAM Cell for Low-Power Applications

被引:0
|
作者
Moradi, Farshad [1 ]
Tohidi, Mohammad [1 ]
机构
[1] Aarhus Univ, Dept Engn, Integrated & Elect Lab, Aarhus, Denmark
关键词
SRAM; Write Margin; Read Static Noise Margin; CMOS; Low-Voltage;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel multi-threshold 9T-SRAM cell using FinFET technology with improved read and write margins in comparison with the standard 6T-SRAM cell is proposed. By the use of this bit-cell at supply voltage of 200mV (800mV), read and write margins are improved by 92% (97%) and 2X (40%), respectively. The proposed design operates at supply voltages lower than 300mV that results in a 3X lower power consumption compared to the standard 6T-SRAM cell.
引用
收藏
页码:149 / 153
页数:5
相关论文
共 50 条
  • [21] A low-leakage single-bitline 9T SRAM cell with read-disturbance removal and high writability for low-power biomedical applications
    Abbasian, Erfan
    Gholipour, Morteza
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1537 - 1556
  • [22] A Low Power 9T SRAM Cell Design for both Active and Passive Mode
    Upadhyay, P.
    Mandal, Anik
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2018 15TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2018, : 672 - 675
  • [23] Low leakage, differential read scheme CNTFET based 9T SRAM cells for Low Power applications
    Valluri, Aswini
    Musala, Sarada
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (01) : 127 - 148
  • [24] Low-voltage low-power current conveyors: Design and applications
    Ferri, Giuseppe
    Guerrini, Nicola
    Alta Frequenza Rivista Di Elettronica, 2000, 12 (04): : 59 - 63
  • [25] Low-voltage low-power novel CCII topologies and applications
    Ferri, G
    Guerrini, NC
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1095 - 1098
  • [26] Design of SRAM Cell using FinFET for Low Power Applications
    Vajeer, Shruthi
    Vallab, Lavanya
    Yada, Pravalika
    Vallem, Sharmila
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 243 - 247
  • [27] Follower Voltage Flipped with FGMOS Transistors for Low-Voltage and Low-Power Applications
    de la Cruz-Alejo, Jesus
    2013 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2013, : 473 - 477
  • [28] Design of Low Leakage 9T SRAM Cell with Improved Performance for Ultra-Low Power Devices
    Kumar, Harekrishna
    Tomar, V. K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (02)
  • [29] Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications
    Giterman, Robert
    Teman, Adam
    Meinerzhagen, Pascal
    Atias, Lior
    Burg, Andreas
    Fish, Alexander
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 358 - 362
  • [30] 9T fast-write SRAM bit cell with no conflicts for ultra-low voltage
    Jiang, Chenjie
    Wen, Junqi
    Meng, Siyu
    Fu, Kepu
    Xia, Changquan
    Chen, Haitao
    Qian, Qinyu
    Cheng, Liwen
    ELECTRONICS LETTERS, 2024, 60 (17)