A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

被引：7
|
作者：
Lin, Bo-Yu [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期
关键词：
Fourth-order LC ladder; injection-locked frequency divider (ILFD); phase-locked loop (PLL); voltage-controlled oscillator (VCO);
D O I：
10.1109/TCSII.2011.2164156
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A phase-locked loop (PLL) with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 injection-locked frequency divider (ILFD) is fabricated in 65-nm digital CMOS technology. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and the capacitances. The design considerations of this VCO and the locking range of this ILFD are discussed. The measured locking range of this PLL is 132.1-132.6 GHz. It consumes 120.8 mW from 1.35-V supply, excluding the output buffers. The chip area is 0.96 x 0.92 mm(2).
引用
收藏
页码：617 / 621
页数：5
相关论文
共 50 条
  • [41] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
    Chung, Ching-Che
    Lo, Chi-Kuang
    IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
  • [42] All-Digital Phase-Locked Loop in 40 nm CMOS for 5.8 Gbps Serial Link Transmitter
    Antonov, Yury
    Tikka, Tero
    Stadius, Kari
    Ryynanen, Jussi
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 324 - 327
  • [43] A Compact, Low Jitter, CMOS 65 nm 4.8-6 GHz Phase-Locked Loop for Applications in HEP Experiments Front-End Electronics
    Mazza, Giovanni
    Panati, Serena
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (05) : 1212 - 1217
  • [44] CMOS high-resolution all-digital phase-locked loop
    Mokhtari, E
    Sawan, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 221 - 224
  • [45] Interference-Induced DCO Spur Mitigation for Digital Phase Locked Loop in 65-nm CMOS
    Ho, Cheng-Ru
    Chen, Mike Shuo-Wei
    ESSCIRC CONFERENCE 2016, 2016, : 213 - 216
  • [46] A single-event-hardened phase-locked loop fabricated in 130 nm CMOS
    Loveless, T. D.
    Massengill, L. W.
    Bhuva, B. L.
    Holman, W. T.
    Reed, R. A.
    McMorrow, D.
    Melinger, J. S.
    Jenkins, P.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2012 - 2020
  • [47] Development of scalable frequency and power Phase-Locked Loop in 130 nm CMOS technology
    Firlej, M.
    Fiutowski, T.
    Idzik, M.
    Moron, J.
    Swientek, K.
    JOURNAL OF INSTRUMENTATION, 2014, 9
  • [48] A 40nm/65nm Process Adaptive Low Jitter Phase-Locked Loop
    Yuan Hengzhou
    Guo Yang
    Ma Zhuo
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 500 - 503
  • [49] A 21-GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS
    Ding, Yanping
    O, Kenneth K.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (06) : 1240 - 1249
  • [50] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
    YAMASHITA, M
    TSUJI, T
    NISHIMURA, T
    MURATA, M
    NAMEKAWA, T
    PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
12345