Debug of the CELL processor: Moving the lab into silicon

被引：0

作者：

Riley, Mack ^{[1
]}

Chelstrom, Nathan ^{[1
]}

Genden, Mike ^{[1
]}

Sawamura, Shoji ^{[2
]}

机构：

[1] IBM Syst & Technol Grp, Austin, TX USA

[2] Toshiba Co Ltd, Semicond Co, Kawasaki, Kanagawa 210, Japan

来源：

2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2 | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With 234 million transistors, making up 9 processing units and 3 asynchronous clock domains in a high speed design, the CELL processor clearly presents a challenge to debug work required during lab bring-up and test bring-up. Traditional multiprocessing systems reap the benefit of standard system level debug practices, but as the system has moved into the silicon so must the access during bring-up. This paper explains some of the innovative debug features included in the CELL processor design that were critical for efficient bring-up in a limited access environment.

引用

页码：735 / +

页数：2

共 50 条

[1] Silicon debug of a co-processor array for video applications
Vermeulen, B
van Rootselaar, GJ
IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 47 - 52
[2] Enhancing Post-silicon Processor Debug with Incremental Cache State Dumping
Panda, Preeti Ranjan
Vishnoi, Anant
Balakrishnan, M.
PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 55 - 60
[3] Debug methodology for the McKinley processor
Josephson, DD
Poehlman, S
Govan, V
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 451 - 460
[4] Emulation: Debug it in the lab - not on the floor
Schiess, C
WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, 2001, : 1463 - 1465
[5] Multi-Processor Debug in SoC and Processor designs
Penner, Bill
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[6] Debug support for embedded processor reuse
Hopkins, Andrew B. T.
McDonald-Maier, Klaus D.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1455 - +
[7] Silicon debug and diagnosis
Marinissen, Erik Jan
Nicolici, Nicola
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (06): : 659 - 660
[8] Online Cache State Dumping for Processor Debug
Vishnoi, Anant
Panda, Preeti Ranjan
Balakrishnan, M.
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 358 - 363
[9] Pentium Pro processor design for test and debug
Carbine, Adrian
Feltham, Derek
IEEE Design and Test of Computers, 1998, 15 (03): : 77 - 82
[10] Pentium® Pro processor design for test and debug
Carbine, A
Feltham, D
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 294 - 303

← 1 2 3 4 5 →